Editorial for the Special Issue on Advanced Interconnect and Packaging, 2nd Edition
Dawei Wang, Wensheng Zhao

Abstract
Genes, proteins, chemicals, diseases, species, mutations and cell lines named across the full text — each resolved to its canonical identifier and authoritative record.
- —NSFC
- —Zhejiang Provincial NSF
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
Topics3D IC and TSV technologies · Thin-Film Transistor Technologies · Semiconductor materials and devices
Interconnect and packaging technologies are crucial aspects of modern electronics, and they are essential to achieve high performance, miniaturization and low power consumption of electronic equipment [1]. With the rapid development of semiconductor processes, interconnect and packaging technologies continue to evolve to meet growing market demands. Packaging technology is responsible for protecting the chip and providing a suitable environment where it can work properly [2]. As the core part of packaging, interconnect technology is responsible for connecting various components inside the chip to each other and for exchanging signals and power with the outside systems. Interconnect technologies continue to evolve as the speed, density and functionality of semiconductor products increase. For example, flip bonding, through-silicon via (TSV) and hybrid bonding are widely used [3,4,5,6].
Considering the important roles that the advanced interconnect and packaging technologies play in advancing the semiconductor industry, it is necessary to provide a platform for the cutting-edge research and developments in this field. This Special Issue seeks to showcase papers on the developments in advanced interconnect and packaging technologies. In particular, Gulsaran et al. proposed a built-in packaging method for two-terminal devices in Contribution 1. The proposed method can increase the overlap area and reduce contact resistance, thereby providing a promising method for sensing applications, wireless power transfer, energy harvesting and solar rectennas.
In the MEMS field, special functional coating was usually used to prolong service life. In Contribution 2, Zhao et al. employed the ultrasonic assisted electrochemical potential activation method to improve bonding strength. By utilizing the indentation method, bonding strength was measured, and the results demonstrated that the oxygen content of the substrate surface can be removed; moreover, the dislocation density of the electroplating Ni coating was reduced. The proposed method is beneficial for improving the interfacial bonding strength of MEMS devices [7].
Due to a low dielectric loss, a glass interposer was used for high-performance high-frequency applications. The accurate characterization of through-glass via (TGV) interconnects is critical for their applications [8,9]. However, non-coplanar ends would pose challenges to the testing process. To solve this problem, Liu et al. developed an accurate extraction method of the S parameters of a TGV interconnect using the transmission matrix in Contribution 3. This method can handle a diverse range of vertical interconnects, thereby providing an efficient measurement method up to 40 GHz.
Further, signal and power integrity analyses of high-speed interconnects were conducted. Contribution 4 proposed a novel statistical approach for co-design signal and power integrity with the consideration of non-linear power/ground noise. This approach can be used to estimate the statistical eye diagram. Moreover, within this study, prediction accuracy was validated by comparing the results with HSPICE simulated results [10,11]. Then, in Contribution 5, Sun and Xu studied the crosstalk effect in high-speed package interconnects. They pointed out that delay-insensitive coding can reduce crosstalk peaks, thereby reducing wiring spacing.
Integrated passive device (IPD) technology can package passive components together with active circuits. However, directional couplers, one of the most widely used components, have had few successful attempts based on IPD technology [12]. By utilizing defect ground structure and wiggly coupled lines, Contribution 6 presented the design and implementation of two 3 dB directional couplers based on silicon IPD technology. The results demonstrated that the proposed couplers can be used in low-cost, high-performance system-on-package front-end circuits.
Finally, reliability issues were discussed as these problems were exacerbated with the continuous improvement of miniaturization and increased package density [13]. Contribution 7 investigated the electromigration reliability of Au-Al and OPM wire-bonded contacts using the resistance monitoring method. The results indicated that the homogeneous metal contacts can improve the immunity to electromigration.
The articles published in this Special Issue present important advancements in the field of interconnect and packaging technologies. I would like to thank all the authors who provided insights and shared their viewpoints and solutions. I also would like to thank the editors and reviewers who helped to improve the papers published in this Special Issue, especially Mr. Dikies Zhang and Ms. Aria Zeng from the publishing offices of Micromachines. However, it is worth noting that several challenges and obstacles remain to be addressed in the future. Nevertheless, we hope that the articles published in this Special Issue will be interesting and inspiring for their readers.
The reference list from the paper itself. Each links out to its DOI / PubMed record.
- 1Meindl J.D. Beyond Moore’s law: The interconnect era Comput. Sci. Eng.20035202410.1109/MCISE.2003.1166548 · doi ↗
- 2Mahajan R. Nair R. Wakharkar V. Swan J. Tang J. Vandentop G. Emerging directions for packaging technologies Intel Technol. J.200266275
- 3Motoyoshi M. Through-silicon via (TSV)Proc. IEEE 200997434810.1109/JPROC.2008.2007462 · doi ↗
- 4Hsieh M.-C. Kang K. Choi H. Kim Y. Thin profile flip chip package-on-package development Proceedings of the 2016 11th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)Taipei, Taiwan 26–28 October 2016
- 5Zhao W.-S. Zheng J. Liang F. Xu K. Chen X. Wang G. Wideband modeling and characterization of differential through-silicon vias for 3-D I Cs IEEE Trans. Electron Devices 2016631168117510.1109/TED.2016.2516345 · doi ↗
- 6Lau J.H. Recent advances and trends in advanced packaging IEEE Trans. Compon. Packag. Manuf. Technol.20221222825210.1109/TCPMT.2022.3144461 · doi ↗
- 7Lee B. Katkar R. Gao G. Fountain G. Lee S. Wang L. Mandalapu C. Uzoh C. Mirkari L. Sykes B. Mechanical strength characterization of direct bond interfaces for 3D-IC and MEMS applications Proceedings of the 2018 IEEE 68th Electronic Components and Technology Conference (ECTC)San Diego, CA, USA 29 May–1 June 2018
- 8Shorey A.B. Kuramochi S. Yun C.H. Through glass via (TGV) technology for RF applications Int. Symp. Microelectron.2015201500038600038910.4071/isom-2015-WP 25 · doi ↗
