Energy Saving Strategy Based on Profiling
Milan Yadav, Kanak Khanna

TL;DR
This paper proposes a timeslice-based energy saving strategy using DVFS to reduce processor power consumption while maintaining performance, achieving up to 7% energy savings on NAS benchmarks.
Contribution
It introduces a novel approach to applying DVFS periodically based on performance constraints, balancing energy efficiency and application performance.
Findings
Achieved up to 7% energy savings on NAS benchmarks
Demonstrated effectiveness of timeslice-based DVFS strategy
Maintained application performance within user-defined constraints
Abstract
Constraints imposed by power consumption and the related costs are one of the key roadblocks to the design and development of next generation exascale systems. To mitigate these issues, strategies that reduce the power consumption of the processor are the need of the hour. Techniques such as Dynamic Voltage and Frequency Scaling (DVFS) exist which reduce the power consumption of a processor at runtime but they should be used in such a manner so that their overhead does not hamper application performance. In this paper, we propose an energy saving strategy which operates on timeslice basis to apply DVFS under a user defined performance constraint. Results show energy savings up to 7% when NAS benchmarks are tested on a laptop platform
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsEnergy Efficiency and Management · Green IT and Sustainability · Currency Recognition and Detection
