Few-electrode design for silicon MOS quantum dots
Eduardo B. Ramirez, Francois Sfigakis, Sukanya Kudva, Jonathan Baugh

TL;DR
This paper presents a scalable silicon MOS quantum dot design with naturally formed tunnel barriers, tunable tunnel rates, and promising initial results for multi-dot arrays, advancing the development of large-scale spin qubit systems.
Contribution
Introduction of a two-metal-layer MOS quantum dot device with natural tunnel barriers and high tunability, enabling scalable quantum dot arrays for quantum computing.
Findings
Tunnel rate tunability of nearly 8.5 decades/V
Valley splitting estimated at 290 μeV in the few-electron regime
Preliminary characterization of a double quantum dot
Abstract
Silicon metal-oxide-semiconductor (MOS) spin qubits have become a promising platform for quantum information processing, with recent demonstrations of high-fidelity single and two-qubit gates. To move beyond a few qubits, however, more scalable designs that reduce the fabrication complexity and electrode density are needed. Here, we introduce a two-metal-layer MOS quantum dot device in which tunnel barriers are naturally formed by gaps between electrodes and controlled by adjacent accumulation gates. The accumulation gates define the electron reservoirs and provide tunability of the tunnel rate of nearly 8.5 decades/V, determined by a combination of charge sensor electron counting measurements and by direct transport. The valley splitting in the few-electron regime is probed by magneto-spectroscopy up to a field of 6 T, providing an estimate for the ground-state gap of 290 eV. We…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Few-electrode design for silicon MOS quantum dots
Eduardo B. Ramirez
Institute for Quantum Computing, University of Waterloo, Waterloo, Ontario, Canada N2L 3G1
Department of Physics and Astronomy, University of Waterloo, Waterloo, Ontario, Canada, N2L 3G1
Francois Sfigakis
Institute for Quantum Computing, University of Waterloo, Waterloo, Ontario, Canada N2L 3G1
Department of Chemistry, University of Waterloo, Waterloo, Ontario, Canada, N2L 3G1
Sukanya Kudva
Institute for Quantum Computing, University of Waterloo, Waterloo, Ontario, Canada N2L 3G1
Indian Institute of Technology Bombay, Mumbai, India 400076
Jonathan Baugh
Institute for Quantum Computing, University of Waterloo, Waterloo, Ontario, Canada N2L 3G1
Department of Chemistry, University of Waterloo, Waterloo, Ontario, Canada, N2L 3G1
Abstract
Silicon metal-oxide-semiconductor (MOS) spin qubits have become a promising platform for quantum information processing, with recent demonstrations of high-fidelity single and two-qubit gates. To move beyond a few qubits, however, more scalable designs that reduce the fabrication complexity and electrode density are needed. Here, we introduce a two-metal-layer MOS quantum dot device in which tunnel barriers are naturally formed by gaps between electrodes and controlled by adjacent accumulation gates. The accumulation gates define the electron reservoirs and provide tunability of the tunnel rate of nearly 8.5 decades/V, determined by a combination of charge sensor electron counting measurements and by direct transport. The valley splitting in the few-electron regime is probed by magneto-spectroscopy up to a field of 6 T, providing an estimate for the ground-state gap of 290 eV. We show preliminary characterization of a double quantum dot, demonstrating that this design can be extended to linear dot arrays that should be useful in applications like electron shuttling. These results motivate further innovations in MOS quantum dot design that can improve the scalability prospects for spin qubits.
††preprint: AIP/123-QED
Electron or hole spin qubits in silicon quantum dots present a compelling way forward for CMOS-compatible, large-scale quantum information processors. Isotopic removal of nuclear spins enables a dramatic increase in spin coherence times compared to III-V materials,Veldhorst et al. (2014); Maune et al. (2012) and the weakness of the spin-orbit interaction for electrons raises the possibility of coherent spin shuttling.Fujita et al. (2017); Flentje et al. (2017); Zhao and Hu (2018); Buonacorsi et al. (2019) A stronger spin-orbit interaction for holes, on the other hand, enables efficient gate-driven single qubit control. Maurand et al. (2016) Similar efficient single qubit control has been achieved with electrons using micromagnets to create an artificial spin-orbit field.Takeda et al. (2016); Yoneda et al. (2018); Kawakami et al. (2014, 2016) A two-qubit processor has recently demonstrated all the key requirements for computation in one device, namely initialization, implementation of a universal gate set, and readout.Watson et al. (2018) In separate devices, single qubit gate fidelities up to 99.96% Yang et al. (2018) and two-qubit (exchange gate) fidelities up to 98% have been reported,Huang et al. (2018) nearly within reach of expected fault tolerance thresholds for the 2D surface code.Fowler et al. (2012) Spin qubits have been realized both at the Si/SiO2 interface (MOS qubits) and in Si/SiGe quantum wells.Zajac et al. (2015, 2018); Takeda et al. (2016); Yoneda et al. (2018); Kawakami et al. (2014, 2016) MOS qubits have been realized in a wide range of device geometries, including those fully fabricated in conventional CMOS processing lines.Corna et al. (2018); Bohuslavskyi et al. (2016) Valley degeneracy is one of the key challenges for electron spin qubits in silicon. MOS qubits tend to have, on average, larger valley splitting energies compared to Si/SiGe qubits.Gamble et al. (2016); Rochette et al. (2017); Zajac et al. (2015) Electric tunability of the valley splitting, to varying degrees, has been demonstrated experimentally Yang et al. (2013); Rochette et al. (2017).
Proposals for scaling up this technology have largely focused on realizing 2D arrays, either compactVeldhorst et al. (2017) or in distributed network form,Li et al. (2018); Buonacorsi et al. (2019) suitable for surface code implementations. Going beyond a handful of qubits in practice will almost certainly require each qubit to be defined and controlled by as few electrostatic gates as possible, to reduce the number of wires and the density of interconnects. One simplification is to eliminate explicit gates to control dot-reservoir or dot-dot tunnel barriers and instead rely on the device geometry and other nearby gates to tune the tunnel coupling strength. This was demonstrated in MOS devices fabricated by a single gate layer subtractive process Rochette et al. (2017) as well as in a modified CMOS transistor geometry Crippa et al. (2017). Here, we explore this simplified device concept in an additive two-layer MOS device composed of screening and accumulation gates, in which only 4 gate electrodes define the source, drain and dot and a pair of nanometer size gaps give rise to tunnel barriers. The screening gate in this two-layer metal stack allows for a selective accumulation of electrons without the need for additional confinement depletion gates Rochette et al. (2017). The accumulation gates form electron reservoirs that define the transport channels coupled to the quantum dot, unlike the device in Ref. Crippa et al., 2017 where the transport channel is defined via the etching of the Si layer in a silicon-on-insulator structure. The main challenge of the additive two-layer geometry is to demonstrate a robust tunability of the tunnel rate of the tunnel barriers via the voltage control of nearby metal gates. A mirror image device is used as a SET (single-electron transistor) charge sensor. We show that the dot-reservoir tunnel rate, , can be tuned over 8 orders of magnitude by the reservoir accumulation gates, which couple only weakly to the dot potential. The device characteristics are clean enough to allow the characterization of the valley-splitting in the few-electron regime by performing magneto-spectroscopy measurements. This work motivates further simplified device geometries, for example, in which the screening gate can be replaced by a thicker dielectric layer so that a quantum dot can be formed by a single metal electrode.
Devices are composed of a pair of identical metal-gate defined quantum dots in a mirror image configuration, shown in Fig. 1a, fabricated on a lightly p-doped (10-20 cm) natural Si substrate with 300 nm of thermal SiO2. The first fabrication step defines a device window by wet-etching a region of the SiO2 layer down to around 10 nm thickness. A 6 nm layer of HfO2 is deposited using atomic-layer-deposition (ALD) in order to provide an isolating oxide between n+ implanted regions and the accumulation metal layer. The quantum dot is defined by a two-layer metal gate stack, shown in Fig. 1a, that is realized using electron-beam (e-beam) lithography and e-beam deposition of aluminum. An oxidation step is performed in between the two metallization steps in order to electrically insulate the metal layers. The first metal layer is referred to as the screening layer and it consists of two screening gates (scr) and one isolation gate (iso). The purpose of this layer is to fully isolate the top and bottom quantum dots via the iso gate, and to prevent accumulation of electrons under the sections of the P metal gate that overlap the scr gate. The second metal layer is the accumulation layer consisting of two types of gates, and is used to induce electrons at the SiO2/Si interface. The P gate defines a single-well potential and controls the electron occupancy of the quantum dot, while the L and R accumulation gates (i.e. the source/drain accumulation gates) form electron reservoirs to either side of the quantum dots. Ohmic contacts are realized by ion implantation of Phosphorus dopants ( cm*-2* at 12 keV) more than 100 m away from the device region. The source/drain accumulation gates each overlap an ion-implanted area, providing a source of carriers to the device. The completed device undergoes a forming gas (N2 with 5% H2) anneal at 245oC for 1 hour, with a slow cool down.
The control of the dot-reservoir tunnel barriers is commonly assigned to individual metal gates, however in the present design the tunnel barriers are naturally defined by approximately 50 nm wide gaps, illustrated in Fig. 1a. The barriers are also controlled by the applied potentials on the source/drain accumulation gates (L and R for the top device). The typical measurement configuration for the pair of quantum dots uses one as the target dot and the other as a SET charge sensor. The charge sensor is tuned in the many-electron occupancy regime and is coupled to the source/drain reservoirs with sufficiently transparent dot-reservoir tunnel barriers to enable direct transport measurements. Meanwhile, the target dot is tuned in the few-electron regime and coupled to only one electron reservoir by a relatively opaque tunnel barrier. A finite element model built using the software package nextnano*++*Nex solves the Poisson equation and is used to calculate the classical electron sheet density for this device geometry, as shown in Fig. 1b, where the target dot and charge sensor are at the top and bottom, respectively. The simulated 1D potential profiles shown in Fig. 1c demonstrate how the applied voltage on the L gate, , controls the size of the dot-reservoir tunnel barrier, while only weakly affecting the electron occupancy of the quantum dot, as shown in Fig. 1d.
The tunability of the dot-reservoir tunnel barrier in the weak coupling regime (i.e. 1-1000 Hz) via the applied voltage on the L gate, , is demonstrated by measuring at various voltages, as shown in Fig. 2. Here, we perform the experiment on a device with a geometry slightly different than the one shown in Fig. 1a (see Supplementary Material), and the device is tuned into a similar configuration as the one shown in Fig. 1b, i.e. the target dot is coupled to a single electron reservoir. for the target dot is measured by detecting single electron tunnelling events using the charge sensor, while the chemical potential of the target dot, , is swept across the Fermi level, , of its adjacent electron reservoir. The position of with respect to is controlled by the P gate voltage, , and the electron tunnelling events are detected by time-resolved measurements of the current through the charge sensor. As moves above or below , tunnelling is inhibited by a decreasing thermal population of available states. This thermal population follows a Fermi distribution that depends on the effective electron temperature of the electron reservoir. As and become aligned, the average number of electron tunnelling events reaches its maximum value and is proportional to the tunnel rate , which depends on the size of the tunnel barrier. Calculating the number of electron tunnelling events per unit time, , at each value of provides a distribution curve for over a range of values. Following the analysis outlined in Ref. Gustavsson et al., 2009, which assumes single-level transport and sequential tunnelling (which are valid in the present experiment), an expression for is
[TABLE]
where is the Fermi distribution and is the effective electron temperature of the reservoir. Every electron tunnelling event causes a sudden change in the measured current of the charge sensor. The procedure of counting electron tunnelling events relies on defining a threshold level, , of the charge sensor current that determines if an electron has tunnelled in/out of the target dot. The details of how is chosen are discussed in the Supplementary Material. Fig. 2 shows the estimated value of at different values, obtained by fitting Eq. 1 to the experimentally measured distribution of at each , as shown in the inset of Fig. 2, where the fitting parameters are , and . The fit shown in the inset of Fig. 2 gives an estimated electron temperature equal to 75 mK, while the base temperature of the measurements was 35 mK, as experimentally confirmed by thermometry measurements performed on a GaAs quantum dot device. The major source of error on the estimated value comes from the chosen threshold value and not the fitting error in the inset of Fig. 2 (see Supplementary Material). This method to estimate is limited by the bandwidth of the charge sensor circuit, which in the our experimental setup was about 4 kHz. The major source of uncertainty on the estimated value of comes from the chosen value of since it can significantly affect the maximum value of . This uncertainty is reflected in the error bars shown in Fig. 2. According to Fig. 2, the dependence of on is well described by an exponential fit, revealing a tunability of about 8.5 decades/V within the range of used in the experiment. Note that the particular device used in these experiments had a slightly different gate geometry compared to the device shown in Fig. 1a (see Supplementary Material).
In order to assess the tunability of at higher tunnel rates, direct transport measurements were performed on a device nominally identical to the one shown in Fig. 1a, where the current through the target dot was monitored as a function of the voltages on the L and R gates, and , respectively. In this configuration, both electron reservoirs are coupled to the target dot. Fig. 3c shows a charge stability diagram, so-called Coulomb diamonds, measured by direct transport through the target dot, where the lever arm conversion between and the applied bias voltage, , is 185 eV/mV. At constant values for both and , the average current () over a sweep of was obtained along the dashed red line ( = 0.5 mV) in Fig. 3c, which encompasses at least four current peaks. The sweep of was repeated while and were each separately stepped from 2.4 V to 4.5 V. Fig. 3a shows as a function of and , where the current is seen to pinch off at 2.57 V and 2.79 V. The transport current can be approximated by the expression , where is the electron charge and represent the tunnel rates between the dot and the left/right reservoir, respectively. Based on the result shown in Fig. 2, is assigned an exponential relationship with respect to in the form of , where and are fitting parameters. Inside the dashed boxes shown in Fig. 3a, only one tunnel coupling dominates the electron transport, and the expression for can be simplified to in those regions, where represents the dominant tunnel rate. Fitting the experimental data in each dashed box yields a tunability of 6.4 decades/V and 5.6 decades/V for and , respectively, over a tunnel rate range of Hz, as seen in Fig. 3d. Using the fitting results for the individual and and the expression for , an approximate model of the transport current can be calculated over the whole and parameter space to obtain the 2D plot shown in Fig. 3b, where the pinch off regions are enforced via a 2D heaviside function and a maximum current is imposed to resemble the saturation behaviour in the upper right corner of the measured current in Fig. 3a. The current saturation is due to the minimum resistance of the device channel in the high-accumulation regime (see Supplementary Material) and it lies outside both dashed boxes in Fig. 3a, hence it does not affect the fitting results shown in Fig. 3d. The experimental data in Fig. 3a was also used to determine the coupling strength between each L and R gate and in the target dot, in order to obtain a lever arm of about 9.0 eV/mV for each and . This lever arm is slightly less than of the lever arm of , which demonstrates a good decoupling between the tunability of and the dot potential and it agrees with the value obtained in the classical simulation shown in Fig. 1. Overall, the tunability of at low and high tunnel rates was similar in spite of the small differences in device geometries utilized in each experiment (Fig. 2 and Fig. 3). It is worth mentioning that the device geometry used for the electron counting experiment could also be tuned such that its tunnel rates were high enough and would enable direct transport measurements (see Supplementary Material), therefore this device geometry could also have been utilized for similar direct transport experiments shown in Fig. 3.
The lifting of the energy degeneracy between the two low-lying valley states, (ground) and (excited), due to the electronic confinement along the z-axis at the SiO2/Si interface,Zwanenburg et al. (2013); Friesen and Coppersmith (2010) has an important role in ensuring that a spin qubit remains coherent. An insufficient valley splitting can provide a spin-flip mechanism that can lift Pauli spin blockade and prevent the use of spin-to-charge conversion techniques, which is key in single-shot spin readout.Tagliaferri et al. (2018) For these reasons, the magnitude of the valley splitting energy, , is investigated by a magneto-spectroscopy technique, where an applied in-plane magnetic field, , lifts the spin degeneracy of and and leads to a particular spin filling pattern for the dot. The device geometry used for this magneto-spectroscopy experiment was the same as the one used for the electron counting experiments (see Supplementary Material). The lowest four available spin-valley states are , , and , where and define the spin state. Spin filling of the target dot is studied by sweeping such that an electron from a tunnel coupled reservoir can tunnel into the target dot and occupy the lowest available energy state. In this case, is much larger than the sweep rate of and the electron tunnelling event is detected with the aid of a charge sensor. The sweep is repeated as is varied within a range of 6 T. A plot of the charge sensor signal vs. is shown in Fig. 4, where changes in the dot chemical potential, , are tracked in the few electron regime as varies. Fig. 4a-c tracks the chemical potential for the charge transitions , , and , respectively. In Fig. 4a, the transition involves an electron filling the state, where decreases linearly with increasing . In the transition, the second electron initially occupies the state for 2.5 T, and subsequently favours occupying the state for 2.5 T. This spin flip is due to the crossing of the and states that occurs when , as indicated by the kink seen in Fig. 4b at 2.5 T. This gives an estimate for of 290 eV. A kink is also observed at the same magnetic field for the transition (note the signal in Fig. 4c appears noisier because the scan was acquired at a lower resolution). In Figures 4d and 4e show the difference in values between adjacent transitions, , corresponding to the electron addition energies. Assuming an electronic -factor equal to 2, lever arms for are estimated to be eV/mV and eV/mV for the two transitions.
A second spin flip is observed in Fig. 4c at 4.3 T which could be due to the state of an excited orbital. This would suggest an orbital energy spacing of about 500 eV. Similar spin flip features in the few-electron regime are reported in Ref. Lim et al., 2011, which are partially explained by the mixing of valley and orbital states when is comparable to the orbital energy, . An estimate for can be obtainedKouwenhoven et al. (1997) using , where is the transversal effective mass of the electron, is the area of the quantum dot, and and are the valley and spin degeneracy, respectively. In the case of non-degenerate valley states, and . Approximating the quantum dot as a thin disk, the radius of the quantum dot equals , where is the charging energy of the quantum dot. is estimated to be 8.2 meV using the addition voltage and the approximate lever arm (88 eV/mV) shown in Fig. 4e. Based on these values, 680 eV which is 1.4 times larger than the observed energy (500 eV) corresponding to the second kink in Fig. 4c, which suggests that valley-orbital mixing may play a role here. Nonetheless, the quantity of most interest for spin qubits is the aforementioned "ground-state" gap of 290 eV. A subtle feature we cannot explain is observed in Fig. 4b at approximately 5 T, a small region where the slope is close to zero. This is not explained based on the simple spin filling model for the transition, and it cannot be due to a lower energy state since no corresponding feature is seen for the transition.
This device geometry can be extended to a linear array of multiple quantum dots in series. In figure 5 we show direct transport characterization of a double quantum dot device measured at T K. Fig. 5a is an SEM image of a nominally identical device, with the plunger gates of the double quantum dot labeled P1 and P2. A section of the charge stability diagram in the many electron regime is shown in Fig. 5b, indicating a well-defined double quantum dot. Direct and cross gate capacitances were determined by fitting the relative positions of the current peaks to a capacitance model Penfold-Fitch, Sfigakis, and Buitelaar (2017) (fit shown by dashed lines). The direct gate-dot capacitances for P1 and P2 were aF and aF, respectively. The cross-capacitances were aF (P1 to dot 2) and aF (P2 to dot 1). We measured these values across three nominally identical devices and found that the P2 direct capacitances were systematically larger, with an average of 18.3 aF compared to 16.8 aF for P1. The device-to-device variation was low: within 2 for the P1 capacitances and within 8 for the P2 capacitances. Clearly, more devices should be characterized before drawing statistical conclusions, but these preliminary results suggest that our design and fabrication methods yield good reproducibility. We expect that a linear array of dots with this minimal gate layout will be useful for charge/spin shuttling Mills et al. (2019), a key ingredient in some proposals for a scalable spin qubit processor in silicon Buonacorsi et al. (2019); Li et al. (2018). Explicit tunnel gate electrodes will probably still be needed for fine multi-qubit control, e.g. two-qubit exchange gates and other qubit operations.
In conclusion, the device geometry demonstrated here presents a simplification to the usual metal-gate stack used in Si MOS quantum dots by removing tunnel barrier gates and relying on a reservoir accumulation gate for control over the dot-reservoir tunnel coupling. It was shown that the magnitude of can be controlled with a tunability of up to 8.5 decades/V, while maintaining good decoupling between the accumulation gate and the chemical potential of the dot. This geometry is useful for charge sensors that are robust and easy to tune up. Furthermore, magneto-spectroscopy experiments enabled by charge sensing demonstrate that the device characteristics are clean enough to perform spin-filling measurements in the few-electron regime, where a ground state gap of 290 eV was observed. We also demonstrated the extension of this geometry to a double quantum dot, and suggested that this could be further extended to linear dot arrays ideal for electron shuttling experiments. Further simplifications can be pursued, for example, replacing the screening gate layer by a suitably thick dielectric so that a quantum dot can be defined by a single gate electrode. Such device simplifications benefit the scalability prospects of Si MOS quantum dots as candidates for realizing spin-based quantum processors.
Supplementary Material
A supplementary file includes device details, analysis methods for tunnel rates using both counting statistics and direct current, and fitting methods for the double dot data.
Acknowledgements.
This research was undertaken thanks in part to funding from the Canada First Research Excellence Fund and NSERC. We thank the staff at the Quantum NanoFab Facility at the University of Waterloo for technical support in the fabrication of devices. We acknowledge Kyle Willick for technical help and Brandon Buonacorsi for helpful discussions. EBR acknowledges a Nanofellowship sponsored by the Waterloo Institute for Nanotechnology.
I Supplementary Material for
“Few-electrode design for silicon MOS quantum dots”
I.1 Device geometry
The data shown in Fig. 2 and Fig. 4 in the main text was obtained by measuring a device geometry nominally identical to the one shown in Fig. 6, which differs from the SEM image shown in Fig. 1a of the main text. The main difference is an elongation of the accumulation gates used for the formation of electron reservoirs and a broadening of the screening gates. All other fabrication steps are identical to the ones outlined in the main text.
I.2 Counting electron tunnelling events
In the data shown in Fig. 2 of the main text, each data point was obtained through the analysis of a set of time-resolved measurements for the current of the SET charge sensor at varying values of . An example of these types of time-resolved measurements is shown in Fig. 7a, where each colored trace corresponds to a different value of and the number of electron tunnelling events increases as the chemical potential of the dot aligns to the Fermi level of the reservoir, as illustrated in Fig. 7c (colour coded). The absolute value of the time-derivative of these colored traces is shown in Fig. 7b, where the electron tunnelling events are seen as sharp peaks in the time-derivative signal. Individual electron tunnelling events can be counted by determining the number of peaks that are above a common threshold value, shown by the black dashed horizontal lines in Fig. 7b, for all the time-derivative signals. The method for choosing an optimal threshold value begins by plotting a histogram of the maximum amplitude of each time derivative signal referred to as and shown in Fig. 7b by the vertical double-head arrows. This histogram is shown in Fig. 8a, where there are two clear peaks which are fit to a Gaussian curve. The peak centered at the higher value of represents most of the electron tunnelling events, while the other peak at the lower value of corresponds to an absence of an electron tunnelling event (signal noise floor). The lower and upper bounds for the threshold value are placed two standard deviations away from the each peak, as shown in Fig. 8a. These bounds are used as the upper and lower error bars in Fig. 2 of the main text. The optimal threshold value is set to the midpoint between these two bounds.
The purple dashed rectangle in Fig. 7a shows an electron tunnelling out and back into the quantum dot, which matches to the two peaks shown inside the purple dashed rectangle in Fig. 7b. The peak corresponding to the electron tunnelling back into the dot is not properly captured as an electron tunnelling event since the corresponding peak in Fig. 7b lies below the threshold value. This could be corrected by choosing a lower threshold value, however this new threshold value would have also counted the peak shown in the cyan dashed rectangle in Fig. 7b as an electron tunnelling event, even though it clearly is not, as seen in Fig. 7a. This highlights the importance of determining an optimal threshold value to ensure that the extracted tunnel rate, , is as accurate as possible.
The electron counting analysis is performed after a 3-point moving average is repeatedly applied on the SET current signal, which helps to reduce noise and improve the accuracy of the estimated . Fig. 8b shows the estimated value of as a function of the number of times that the moving average was applied on the data, where the optimal value of is chosen at the peak of the curve.
I.3 Effective device resistance in transport measurements
The 2D plot shown in Fig. 3b in the main text was calculated by assuming that the total resistance of the quantum dot device, , was equal to , where is the equivalent resistance for electron transport through the two tunnel barriers and is the minimum resistance for the channel formed by the accumulation gates. is given by where . is a 2D Heaviside function which enforces pinch-off regions below the pinch-off voltages and , while is the minimum experimentally measurable current. Therefore, depends on the value for and due to the voltage dependence of and . , , and are all fitting parameters. The total current through the dot is then calculated as . Figure 9 shows the raw data underlying the fits shown in Fig. 3d of the main paper. Since these fits are done near the pinch-off regions, the total device resistance is dominated by the dot resistance and the channel resistance can be ignored.
I.4 Fitting double dot data
Beginning with a charge stability diagram as shown in Fig. 5(b) of the main paper, a home-written code first sets a minimum current threshold and only data above the threshold is kept, defining the current regions around the triple points. Next, a cluster-scan algorithm called DBSCAN is used to identify these regions of good signal separately as clusters and number them. Then, a set of four neighboring clusters that have the highest current signal are identified. Their centroids are calculated and a parallelogram is fit to the centroids. The dimensions of the parallelogram give the gate and cross-gate capacitances based on the constant-interaction model (see Appendix B in Ref. 33 of the main text). The main source of error comes from setting a current threshold value to identify current regions around triple points. This error propagates to the final capacitance values via the centroid calculations. To estimate errors in final capacitance values, the code was iterated over a range of current threshold values chosen by visual examination. The standard deviation in the capacitance values across these iterations is reported as the error.
The reference list from the paper itself. Each links out to its DOI / PubMed record.
- 1Veldhorst et al. (2014) M. Veldhorst, J. Hwang, C. Yang, A. Leenstra, B. de Ronde, J. Dehollain, J. Muhonen, F. Hudson, K. M. Itoh, A. Morello, et al. , “An addressable quantum dot qubit with fault-tolerant control-fidelity,” Nature nanotechnology 9 , 981 (2014).
- 2Maune et al. (2012) B. M. Maune, M. G. Borselli, B. Huang, T. D. Ladd, P. W. Deelman, K. S. Holabird, A. A. Kiselev, I. Alvarado-Rodriguez, R. S. Ross, A. E. Schmitz, et al. , “Coherent singlet-triplet oscillations in a silicon-based double quantum dot,” Nature 481 , 344 (2012).
- 3Fujita et al. (2017) T. Fujita, T. A. Baart, C. Reichl, W. Wegscheider, and L. M. K. Vandersypen, “Coherent shuttle of electron-spin states,” npj Quantum Information 3 , 22 (2017).
- 4Flentje et al. (2017) H. Flentje, P.-A. Mortemousque, R. Thalineau, A. Ludwig, A. Wieck, C. Bäuerle, and T. Meunier, “Coherent long-distance displacement of individual electron spins,” Nature communications 8 , 501 (2017).
- 5Zhao and Hu (2018) X. Zhao and X. Hu, “Coherent electron transport in silicon quantum dots,” ar Xiv preprint ar Xiv:1803.00749 (2018).
- 6Buonacorsi et al. (2019) B. Buonacorsi, Z. Cai, E. B. Ramirez, K. S. Willick, S. M. Walker, J. Li, B. D. Shaw, X. Xu, S. C. Benjamin, and J. Baugh, “Network architecture for a topological quantum computer in silicon,” Quantum Science and Technology 4 , 025003 (2019).
- 7Maurand et al. (2016) R. Maurand, X. Jehl, D. Kotekar-Patil, A. Corna, H. Bohuslavskyi, R. Laviéville, L. Hutin, S. Barraud, M. Vinet, M. Sanquer, et al. , “A cmos silicon spin qubit,” Nature communications 7 , 13575 (2016).
- 8Takeda et al. (2016) K. Takeda, J. Kamioka, T. Otsuka, J. Yoneda, T. Nakajima, M. R. Delbecq, S. Amaha, G. Allison, T. Kodera, S. Oda, et al. , “A fault-tolerant addressable spin qubit in a natural silicon quantum dot,” Science advances 2 , e 1600694 (2016).
