The QCDOC supercomputer: hardware, software, and performance

TL;DR

The paper presents the design, implementation, and performance evaluation of the QCDOC supercomputer optimized for lattice QCD simulations, highlighting its hardware architecture, software system, and scalability.

Contribution

It introduces a novel massively parallel supercomputer architecture optimized for lattice QCD, including custom ASIC design, high-speed communication, and software tools for efficient computation.

Findings

Achieves over 50% efficiency in large-scale QCD simulations

Demonstrates scalability on tens of thousands of nodes

Provides an optimized message-passing interface for QCD applications

Abstract

An overview is given of the QCDOC architecture, a massively parallel and highly scalable computer optimized for lattice QCD using system-on-a-chip technology. The heart of a single node is the PowerPC-based QCDOC ASIC, developed in collaboration with IBM Research, with a peak speed of 1 GFlop/s. The nodes communicate via high-speed serial links in a 6-dimensional mesh with nearest-neighbor connections. We find that highly optimized four-dimensional QCD code obtains over 50% efficiency in cycle accurate simulations of QCDOC, even for problems of fixed computational difficulty run on tens of thousands of nodes. We also provide an overview of the QCDOC operating system, which manages and runs QCDOC applications on partitions of variable dimensionality. Finally, the SciDAC activity for QCDOC and the message-passing interface QMP specified as a part of the SciDAC effort are discussed for QCDOC. We explain how to make optimal use of QMP routines on QCDOC in conjunction with existing C and C++ lattice QCD codes, including the publicly available MILC codes.