The Tiny Tera: A Packet Switch Core
Nick McKeown (Stanford University), Martin Izzard (Texas Instruments),, Adisak Mekkittikul (Stanford University), Bill Ellersick (Stanford, University), Mark Horowitz (Stanford University)
TL;DR
This paper presents the design and implementation of a compact, high-bandwidth packet switch core suitable for scalable networking applications.
Contribution
It introduces a novel small-scale switch core architecture optimized for high bandwidth performance.
Findings
Achieved high throughput in prototype tests
Demonstrated scalability for larger networks
Reduced latency compared to existing switches
Abstract
The objective is to design and build a small, high-bandwidth switch.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsInterconnection Networks and Systems · Advanced Optical Network Technologies · Embedded Systems Design Techniques