DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices
Christophe Bobda, Ali Ahmadinia, Mateusz Majer, Juergen Teich, Sandor, P. Fekete, Jan van der Veen

TL;DR
This paper introduces DyNoC, a dynamic network on chip infrastructure enabling efficient, obstacle-aware communication among modules on reconfigurable devices, ensuring deadlock-free routing and practical applicability.
Contribution
It presents a novel dynamic NoC infrastructure with routing methods that handle obstacles and reconfiguration, ensuring reliable communication in reconfigurable devices.
Findings
Proves reachability of components and pins in DyNoC
Demonstrates deadlock-freeness of the routing methodology
Shows feasibility through real-life application examples
Abstract
A new paradigm to support the communication among modules dynamically placed on a reconfigurable device at run-time is presented. Based on the network on chip (NoC) infrastructure, we developed a dynamic communication infrastructure as well as routing methodologies capable to handle routing in a NoC with obstacles created by dynamically placed components. We prove the unrestricted reachability of components and pins, the deadlock-freeness and we finally show the feasibility of our approach by means on real life example applications.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsEmbedded Systems Design Techniques · Interconnection Networks and Systems · Neuroscience and Neural Engineering
