A Self-Reconfigurable Computing Platform Hardware Architecture
Andreas Weisensee, Darran Nathan

TL;DR
This paper presents a PC-based FPGA hardware architecture that enables rapid reconfiguration via PCI bus, emphasizing simplicity and efficiency for parallel processing tasks.
Contribution
It introduces a novel FPGA platform architecture that supports fast reconfiguration and maintains a simple physical design, enhancing flexibility and usability.
Findings
Efficient FPGA resource utilization demonstrated
Fast reconfiguration over PCI bus achieved
Simple hardware design maintained
Abstract
Field Programmable Gate Arrays (FPGAs) have recently been increasingly used for highly-parallel processing of compute intensive tasks. This paper introduces an FPGA hardware platform architecture that is PC-based, allows for fast reconfiguration over the PCI bus, and retains a simple physical hardware design. The design considerations are first discussed, then the resulting system architecture designed is illustrated. Finally, experimental results on the FPGA resources utilized for this design are presented.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsEmbedded Systems Design Techniques · Parallel Computing and Optimization Techniques · Interconnection Networks and Systems
