PMC · DOI:10.1038/s41598-025-05614-9·June 26, 2025
Correction: All-2D ReS2 transistors with split gates for logic circuitry
Junyoung Kwon, Yongjoon Shin, Hyeokjae Kwon, Jae Yoon Lee, Hyunik Park, Kenji Watanabe, Takashi Taniguchi, Jihyun Kim, Chul-Ho Lee, Seongil Im, Gwan-Hyoung Lee
Abstract
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing
Full text
Correction to: Scientific Reports 10.1038/s41598-019-46730-7 Published Online 17 July 2019.
The original version of this Article contains an error in the name of the author Yongjoon Shin, which was incorrectly given as Yongjun Shin.