Machine Learning-Based Figure of Merit Model of SIPOS Modulated Drift Region for U-MOSFET
Zhen Cao, Qi Sun, Chuanfeng Ma, Biao Hou, Licheng Jiao

TL;DR
This paper introduces a machine learning model to optimize the performance of a specific type of MOSFET using SIPOS pillars.
Contribution
A novel machine learning-based figure of merit model for SJ U-MOSFET with SIPOS pillars is proposed.
Findings
The model optimizes the tradeoff between breakdown voltage and specific ON-resistance.
Gaussian process regression ensures accurate prediction of the figure of merit.
The model's validity is confirmed through TCAD simulations.
Abstract
This paper presents a machine learning-based figure of merit model for superjunction (SJ) U-MOSFET (SSJ-UMOS) with a modulated drift region utilizing semi-insulating poly-crystalline silicon (SIPOS) pillars. This SJ drift region modulation is achieved through SIPOS pillars beneath the trench gate, focusing on optimizing the tradeoff between breakdown voltage (BV) and specific ON-resistance (RON,sp). This analytical model considers the effects of electric field modulation, charge-coupling, and majority carrier accumulation due to additional SIPOS pillars. Gaussian process regression is employed for the figure of merit (FOM = BV2/RON,sp) prediction and hyperparameter optimization, ensuring a reasonable and accurate model. A methodology is devised to determine the optimal BV-RON,sp tradeoff, surpassing the SJ silicon limit. The paper also delves into a discussion of optimal structural…
Click any figure to enlarge with its caption.
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9- —National Natural Science Foundation of China
- —Fundamental Research Funds for the Central Universities
- —Proof of Concept Foundation of Xidian University Hangzhou Institute of Technology
- —Shaanxi Higher Education Teaching Reform Research Project
- —China Postdoctoral Science Foundation
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsCriminal Justice and Penology · Social Issues and Policies in Latin America · Conflict, Peace, and Violence in Colombia
1. Introduction
Power MOSFETs play a crucial role in power management and energy conversion systems. The superjunction (SJ) theory, utilizing a vertical P-N junction in the drift region, has been widely adopted in the design of vertical discrete power MOSFETs rated from 300 V to 1000 V. This approach achieves notably low specific ON resistance (R_ON_,sp) and high breakdown voltage (BV), surpassing the conventional MOSFET silicon limit defined by R_ON_,sp = 8.3 × 10^−9^ BV^2.5^ [1]. To further optimize performance, integrating a deep trench and an extended gate offers potential R_ON_,sp reduction by minimizing device pitch and inducing an accumulation layer [2,3,4]. However, this improvement is hindered by the diminishing electric field (E-field) beneath the trench, and blocking voltage faces limitations due to charge balance issues [5,6].
Several strategies have been proposed to tackle this issue. One approach suggests the use of high-K (HK) dielectric in the drift region, as seen in prior studies [6,7,8]. However, the distribution of the E-field in the drift region is significantly affected by the presence of HK dielectric materials, making the complete optimization of the device’s overall E-field challenging. Another method involves enhancing the BV in UMOS by combining high aspect ratio trenches with high-resistance semi-insulating poly-crystalline silicon (SIPOS) structures [9]. This innovative combination offers UMOS the potential to achieve high BV while maintaining an ultra-low R_ON_,sp.
Recent research has seen a surge in innovative approaches using machine learning techniques for device modeling and optimization [10,11,12,13,14,15,16]. For example, Klemme [12] developed a machine learning method for accurately predicting the transfer characteristics of negative-capacitance FinFET devices. Wang [13] improved an artificial neural network (ANN) model for general transistors by enhancing data pre-processing. Xu [14] introduced a machine-learning regression approach for single-electron transistors (SETs), training a neural network to effectively model SET pulse currents. These studies collectively illuminate the diverse applications of machine learning in device modeling and performance optimization. Zhang [15] proposed a concise modeling method for collaborative optimization and path searching in advanced design techniques using machine learning. Mehta [16] demonstrated the possibility of predicting full transistor current–voltage (IV) and capacitance–voltage (CV) curves using machines trained by technology computer-aided design (TCAD) generated data. These studies collectively illuminate the diverse applications of machine learning in device modeling and performance optimization.
This paper presents a physics-informed and machine learning-based model of the SIPOS (S) pillar-modulated structure in superjunction (SJ) UMOS (SSJ-UMOS), as depicted in Figure 1a,b. The explicit analytical model, grounded in Poisson’s solution, includes the E-field modulation effect, potential distributions, and charge-coupling effects. The model is constructed through a two-step process. Initially, it is derived using closed-form analytical expressions, incorporating Poisson’s solution to capture the basic physical mechanism of the device. Subsequently, machine learning techniques, such as Gaussian process regression (GPR), are employed for the figure of merit (FOM = BV^2^/R_ON_,sp) prediction and hyperparameter optimization, fine-tuning the model parameters for optimal performance. This combined approach ensures an accurate representation of device behavior, refining predictions of characteristics like the optimal BV-R_ON_,sp tradeoff, and surpassing the SJ silicon limit [17,18,19]. This hybrid modeling strategy synergizes analytical and machine learning methodologies, yielding a robust and precise device model. The analytical approach of this model can guide the optimization design for MOSFET devices with SIPOS E-field modulation.
2. Working Principle and Machine Learn Based Analytical Model
2.1. Charge-Coupling Effect of SIPOS Modulated Drift Region
Ref. [19] provides the revised optimum doping concentration (N_D_,SJ) for the N-pillar of the conventional SJ as
where W_N_ is the width of the N-pillar, and E_CU_ is the critical E-field for breakdown with a uniform distribution. In contrast, the doping concentration in the drift region of the SSJ-UMOS (N_D_,SSJ) is determined by the two-dimensional charge coupling of the SJ structure and MIS structure SIPOS/oxide/Si. To achieve an effective charge-coupling effect, the highly doped N-pillar region with the total charge Q_N_,SSJ,total must be completely depleted by the P-pillar of SJ structure with the charge Q_SJ_,P and the MIS structure of SIPOS/oxide/Si with the charge Q_SIPOS_,C, as the drain bias approaches the BV, given by
When both the N-pillar and P-pillar are simultaneously depleted, and the E-field at junction J_SJ_ reaches E_CU_, indicating breakdown in the case of a uniform E-field distribution as
where N′D,SJ represents the equivalent doping concentration for depleting the P-pillar within the N-pillar. Q_SIPOS_,C denotes the charge of the equivalent plate capacitor for the Si/oxide/SIPOS structure, equating to the partial charge with the equivalent doping concentration of N″D,SJ in the N-pillar as
where ΔV represents the potential difference across the thin oxide layers between the SIPOS pillar and the N-pillar. ε_OX_ and ε_Si_ denote the permittivity of the oxide and Silicon. t_OX_ is the oxide thickness. The total doping concentration of the N-pillar due to SIPOS modulation of SSJ-UMOS structure can be obtained as
2.2. Electric Field of SIPOS Modulated Drift Region
Assuming a reverse bias V_R_ is applied, and the drift region is fully depleted, the electrostatic potential ϕ must satisfy the following Poisson equation with appropriate boundary conditions [20].
Considering strong coupling and electric displacement continuity at the semiconductor–dielectric interface, appropriate boundary conditions in the y-direction can be established as
where E (0, y) represents the vertical E-field along the dotted line A-A′ (x = 0, Figure 2), where the lateral E-field component is zero. represents the vertical potential E-field component generated under the drain bias of V_R_. At position x = W_N_/2, the E-field comprises the vertical potential E-field component and the lateral plate capacitive potential E-field component , expressed as
where ΔV is the potential difference across the thin oxide layers, between the voltage on the N-pillar and the voltage on the SIPOS pillar . α and β are coefficients of SSJ-UMOS with values between 0 and 1. The potential in the SIPOS layer is assumed to be linearly distributed in the drift region based on the ohmic behavior of the SIPOS layer as
The potential function is approximated by a second-order Taylor expansion formula. By solving the 2-D Poisson’s equations with the boundary conditions (6)–(8), a general differential equation for the potential distribution function in the N-pillar drift region is obtained as
where T_s_ is expressed as
N_eff_ is the effective doping concentration of the N-drift region. Solving (11) with constraints (8)–(10) gives the potential distributions in the N-pillar as
In the scenario where the E-field extends through the entire length of the drift region, the magnitude of the E-field in the y-direction E(y) along the middle line of the N-drift region is given by
For the SSJ-UMOS structure with N_eff_ = ND,SSJ (5), E_SSJ_ (y) is expressed as
Combining (9) an optimum expression for T_S_ can be derived under the criterion that the E-field at the junction J_SJ_ and at the bottom of the trench are equal at the breakdown, for the condition as
The BV of SSJ-UMOS is expressed as
where λ is a coefficient with values between 0 and 1. Combined with the solution of (11), (14), and (16), the optimum T_S_,OP is given by
Utilizing Equations (5), (12), and (18), we determine the optimal oxide thickness tOX,OP for SIPOS SJ-UMOS as
2.3. Figure of Merit BV-RON,sp Model for SSJ-UMOS
Combining the SJ and MIS structures enables the SSJ-UMOS to achieve ultra-low RON,sp. The total drift region resistance is analyzed in two components: one from the highly doped N-pillar drift region and the other from the carrier accumulation layer due to positive gate bias on the MIS structure SIPOS/oxide/Si. The R_SJ_,sp contributed by the N-pillar drift region is expressed as
where W_Cell_ is half the width of the cell (W_N_ + W_P_ + W_I_). ρ is the resistivity of the N-pillar drift region. μ_N_ is the electron mobility. When (5) and (20) are combined, the R_SJ_,sp contributed by the N-pillar in SSJ-UMOS is expressed as
The schematic cross-section illustrates the SIPOS pillar modulated SJ drift region and the carrier accumulation layer along the trench surface in the N-pillar drift region. Due to the uniform resistivity of the SIPOS layer, the voltage across the SIPOS at position y is denoted as V(y)
The specific resistance R_A_,sp of the accumulation layer is obtained by integrating the dRA,sp, is expressed as
In the ON state, the threshold voltage (V_th_) signifies the initiation of the accumulation layer formation. Substituting (22) into (23), we obtain the integrated result for R_A_,sp as
As the total R_ON_,sp contributed by the drift region and the accumulation layer is in parallel, the overall R_ON_,sp,SSJ for the SSJ-UMOS comprises two components, R_SJ_,sp and R_A_,sp as
Combining (21), (24) and (25), the R_ON_,sp,SSJ is obtained as
When applying Baliga’s formula for the impact ionization coefficient, αSi, to a two-dimensional charge-coupling silicon device, as referenced in [19], we derive an expression for the critical electric field in scenarios characterized by a uniform electric field as
When (9), (17), (26), and (27) are combined, the R_ON_,sp,SSJ is given by
The mobility μ_N_ is influenced by the silicon-oxide interface property. In practical processes, the SSJ-UMOS resistance is increased due to side-wall mobility degradation. The R_ON_,sp,SSJ surpasses the superjunction UMOS Silicon limit mentioned in Ref. [19], which is given by
2.4. Hyperparameters Optimization Based on Gaussian Process Regression Model
Figure 1b illustrates a phased approach for optimizing hyperparameters (α, β, λ) using Gaussian processes. Figure 2 shows the schematic representation of the GPR. Following device model establishment, we analyze the electrical mechanism and conducted Sentaurus TCAD simulations to generate a dataset containing 1000 samples. Subsequently, GPR is applied to construct a FOM = BV^2^/R_ON_,sp prediction model and identify optimal hyperparameters. Structural parameters such as L_D_, N_D_, t_OX_, W_N_, closely linked to FOM, are considered during hyperparameter optimization. GPR, a non-parametric Bayesian regression method, assumes the target variable FOM follows a multivariate Gaussian distribution, avoiding specific assumptions about the fitting function F and treating FOM at any data point x as a random variable. Combining (16), (27) and (28), the FOM calculation formula is the target formula to be optimized for the GPR model, expressed as
After establishing the device model, TCAD simulations are employed to generate device data for different combinations of L_D_, N_D_,SSJ, t_OX_, W_N_. Subsequent data processing leads to the dataset as
where L_Di_, N_Di_, t_OXi_, W_Ni_ denote the features of the i-th data point, corresponding to the target value FOM_i_, representing the FOM of the i-th device.
The mean function m(x) represents the average behavior of the target value FOM given the features L_D_, N_D_,SSJ, t_OX_, W_N_. The covariance kernel function k (x, x′) represents the correlation between different data points x and x′ in the feature space as
We then define the likelihood function based on the derived (32) to express the probability of observing the data given the parameters α, β, λ. In GPR, the likelihood function is represented using a Gaussian distribution and expressed as
For each data point, we employ a multivariate Gaussian distribution as the probability distribution, calculating the mean and variance from the dataset. The likelihood function is obtained through maximum likelihood estimation, and a gradient descent optimization algorithm is applied to optimize the three hyperparameters α, β, and λ resulting in the final values αbest, βbest, and λbest.
3. Results and Discussion
3.1. Off-State Characteristics
Numerical results obtained through TCAD simulations and analytical results from the model are compared. To validate the model, simulation results are calibrated to breakdown characteristic (I_D_-V_D_) data extracted from fabricated SJ-VDMOS [21], as depicted in Figure 3a. The TCAD simulation results, with a single set of self-consistent parameters, align well with experimental data. Additionally, the OFF state characteristics of SJ-UMOS and SSJ-UMOS are illustrated in Figure 3a. As the resistivity of the SIPOS layer equals 1.0 × 10^10^ Ω·cm, the leakage current of SSJ-UMOS increases from 10^−12^ to 10^−10^ A due to the SIPOS field plate acting as a high-resistor parallel to the drift region. In the OFF state, there is a uniform potential difference (ΔV) between the SIPOS layer and the vertical surface of the N-drift region for and SSJ-UMOS, as shown in Figure 3b.
Figure 4a shows the optimum effective doping concentration (N_eff_) predicted by expressions (5), (18), and (19) as a function of the W_N_ with the BV as a parameter. Notably, the optimum dose decreases with increasing W_N_. SSJ-UMOS exhibits a higher optimum N_eff_ than SJ-UMOS, attributed to the enhanced charge coupling effect of SIPOS pillars. In Figure 4b, the dependence of BV and R_ON_,sp on N_D_ for SSJ-UMOS and SJ-UMOS is illustrated. In SSJ-UMOS, SIPOS-assisted depletion of N-pillars reduces R_ON_,sp and increases BV. Compared to SJ-UMOS, the BV of SSJ-UMOS decreases gradually when doping concentration is imbalanced, owing to the E-field modulation of SIPOS pillars.
3.2. Gaussian Process Regression
The Gaussian process regression model exhibits exceptional performance in this study. Key evaluation metrics, as shown in Table 1, include a mean squared error (MSE) of 953.56, a root mean squared error (RMSE) of 30.88, and a mean absolute percentage error (MAPE) of only 4.5%. These metrics unequivocally attest to the model’s exceptional predictive accuracy.
These results highlight the Gaussian process regression model’s reliability in fitting and prediction, underscoring the crucial role of parameter optimization in enhancing model performance. We utilized visual representations to showcase the model’s performance. In Figure 5a, a confidence interval plot illustrates the model’s precision in predicting the target variable and the associated uncertainty. The model demonstrates low uncertainty, indicating high reliability in predictions, especially near the forecasted values. Figure 5b presents the results of parameter sensitivity analysis, revealing optimal hyperparameters: α = 0.8503, β = 0.5261, and λ = 0.7837. Notably, α significantly influences fitting results, highlighting its sensitivity. This insight provides valuable guidance for further parameter optimization, with the potential to improve both fitting quality and predictive accuracy.
Analytical expression (15) is applicable in SSJ-UMOS with modifications to N_eff_ based on Equations (5) and (7). In Figure 6a,b, numerical and analytical profiles of vertical E-field and potential for SSJ-UMOS and SJ-UMOS in the middle of the N-pillar along the y-direction (A-A’, Figure 1a) are presented. In comparison to SJ-UMOS without the SIPOS layer, the high E-field peak (E_PK_) at the gate trench bottom is reduced and BV is improved from 607 V to 725 V. Analytical results for SSJ-UMOS align with numerical results for various T_OX_ values. Optimizing the oxide layer thickness (T_OX_ = 0.05 μm) in SSJ UMOS effectively enhances device performance.
Figure 7a,b present the optimum oxide thicknesses and N-pillar width for SSJ-UMOS with various breakdown voltages, as predicted by the analytical model (18) and (19). The trench oxide thickness increases for devices with larger blocking voltages, staying within practical limits for device processing and fabrication. For a breakdown voltage of 1000 V, the optimal trench oxide thickness is 0.05 μm with a mesa width of 1.0 μm for SSJ-UMOS, aligning with the obtained numerical results.
3.3. ON State and Dynamic CHARACTERISTIC
Figure 8a displays electron current density distributions in the drift region and output characteristics of SSJ-UMOS and SJ-UMOS. The threshold voltage V_th_ of the two devices are about 1.2 V. In SSJ-UMOS, drift region resistance (R_D_) is the parallel connection of the accumulation layer resistance (R_A_). The maximum electron current density of SSJ UMOS reaches 8.23 × 10^4^ A/cm^2^, significantly higher than that of SJ UMOS. At a high drain voltage, the second term M in (26) becomes dominant, leading to a strong dependence on ΔV_G_ = V_D_ − V_G_ as shown in Figure 8b. Additionally, reducing the pitch W_cell_ can decrease R_ON_,sp,SSJ.
Figure 9a presents a dynamic performance comparison between SIPOS SJ-UMOS and the conventional SJ-UMOS. The SIPOS pillars increase gate capacitance, generating a surface deep-depletion layer in the drift region in the OFF state, leading to switching delays in SIPOS SJ-UMOS. The turn-on speed is comparable between the two devices, while the turn-off speed of SIPOS SJ-UMOS is slower than that of the conventional model. Nonetheless, MOSFETs with SIPOS terminations have demonstrated resilience under harsh conditions, such as a gradient of 10 kV/μs. In Figure 9b, a comparison of the R_ON_,sp and BV relationships is presented for the three structures, including references [2,3,17,21,22,23,24,25]. Optimum t_OX_, W_N_, L_D_, and N_D_ values for SSJ-UMOS and S-UMOS are chosen for this analysis. For the R_ON_,sp analysis of SSJ-UMOS, V_DS_ is set to 10 V at V_GS_ of 5 V. The plot in Figure 9b clearly indicates that the SSJ-UMOS structure outperforms other structures, surpassing the SJ silicon limit [19].
4. Conclusions
This paper introduces a machine learning-based figure of merit model of SSJ-UMOS featuring a modulated drift region utilizing SIPOS pillars. The tradeoff characteristics between BV and R_ON_,sp have been theoretically derived, breaking the SJ Silicon limit by applying three methods for the additional E-field modulation effect, charge coupling effect and majority carrier accumulation, simultaneously. In the analytical model, the optimal structure parameters of the drift region, oxide thickness, and E-field modulation coefficients are also discussed in the analytical model. GPR is employed for an accurate figure of merit prediction and hyperparameter optimization, which can give guidance for the design of power MOSFETs with SIPOS. The proposed model’s validity is robustly confirmed through comprehensive verification against TCAD simulation results.
The reference list from the paper itself. Each links out to its DOI / PubMed record.
- 1Udrea F. Deboy G. Fujihira T. Superjunction power devices, history, development, and future prospects IEEE Trans. Electron Devices 20176471372710.1109/TED.2017.2658344 · doi ↗
- 2Wu L. Chen X. Zeng J. Novel accumulation mode superjunction device with extended superjunction gate IEEE Trans. Electron Devices 2022692560256510.1109/TED.2022.3160419 · doi ↗
- 3Duan B. Wang Y. Sun L. Accumulation-mode device: New power MOSFET breaking superjunction silicon limit by simulation study IEEE Trans. Electron Devices 2020671085108910.1109/TED.2020.2968215 · doi ↗
- 4Saito W. Breakthrough of drain current capability and on-resistance limits by gate-connected superjunction MOSFET Proceedings of the 2018 IEEE 30th International Symposium on Power Semiconductor Devices and I Cs (ISPSD)Chicago, IL, USA 13–17 May 2018 IEEE Piscataway, NJ, USA 20183639
- 5Williams R.K. Darwish M.N. Blanchard R.A. The trench power MOSFET: Part I—History, technology, and prospects IEEE Trans. Electron Devices 20176467469110.1109/TED.2017.2653239 · doi ↗
- 6Luo X. Jiang Y.H. Zhou K. Ultralow specific on-resistance superjunction vertical DMOS with high-K dielectric pillar IEEE Electron Device Lett.2012331042104410.1109/LED.2012.2196969 · doi ↗
- 7Guo Y. Yao J. Zhang B. Variation of lateral width technique in So I high-voltage lateral double-diffused metal–oxide–semiconductor transistors using high-k dielectric IEEE Electron Device Lett.20153626226410.1109/LED.2015.2393913 · doi ↗
- 8Cao Z. Wang Q. Jiao L. Analytical study on a 700 V triple RESURF LDMOS with a variable high-K dielectric trench IEEE Trans. Electron Devices 2021682872287810.1109/TED.2021.3072870 · doi ↗
