Porting the Nonlinear Optimization Library HiOp to Accelerator-Based Hardware Architectures
Slaven Peles, Kalyan S. Perumalla, Maksudul Alam, Asher J. Mancinelli, R. Cameron Rutherford, Jake Ryan, Cosmin G. Petra

TL;DR
This paper introduces a novel interior point method implementation in the HiOp library that runs entirely on hardware accelerators by compressing sparse problems into dense ones, enabling efficient GPU utilization.
Contribution
It presents a new formulation of interior point methods that avoids sparse linear solvers, facilitating implementation on hardware accelerators like GPUs.
Findings
Feasibility demonstrated for GPU-based interior point methods.
Achieved over 90% GPU processing power utilization.
Provides a baseline for future hardware-accelerated nonlinear optimization.
Abstract
While interior point methods have been the centerpiece of nonlinear programming tools used in science and engineering, their reliance on linear solvers that can tackle sparse symmetric indefinite and highly ill-conditioned problems made it difficult to implement them effectively on hardware accelerators. At this time, there are few sparse linear solvers that can be used in this context. Here, we present a novel formulation of an interior point method implemented in our HiOp library, which is designed to be able to run entirely on hardware accelerators. This formulation avoids dependence on sparse solvers altogether, which is achieved by compressing the underlying sparse linear problem into a dense one of manageable size. We demonstrate feasibility of this approach and provide a baseline for future interior point method implementations on hardware accelerators. Our investigation is…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
