Breaking the scalability barrier via a vertical tunable coupler in 3D integrated transmon system
Xudong Liao, Shuyi Pan, Zhenxing Zhang, Sainan Huai, Zhiwen Zong, Xiaopei Yang, Kunliang Bu, Wen Zheng, Xinsheng Tan, Yang Yu, Yuan Li, Yi-Cong Zheng, Tianqi Cai, Shengyu Zhang

TL;DR
This paper presents a 3D integrated superconducting quantum processor with vertical tunable couplers, enabling scalable interchip entanglement and high-fidelity quantum operations.
Contribution
Introduction of a vertically integrated 3D superconducting quantum processor with tunable couplers for scalable quantum computing.
Findings
Single-qubit gate fidelity of 99.87% with negligible crosstalk
Controlled-Z gate fidelity of 97.5% for intrachip and interchip operations
Successful generation of a four-qubit W state demonstrating interchip entanglement
Abstract
Scaling superconducting quantum processors beyond the constraints of monolithic planar architectures is essential for fault-tolerant quantum computation. Here we demonstrate a three-dimensional (3D) integrated superconducting quantum processor in which two qubit chips are vertically stacked on opposing sides of a carrier chip and galvanically connected via multilayer flip-chip bonding. Intrachip qubit coupling is mediated by planar tunable couplers, whereas interchip coupling is enabled by vertical tunable couplers embedded in the carrier chip. Randomized benchmarking reveals simultaneous single-qubit gate fidelities of 99.87 % with negligible crosstalk, and controlled-Z gates achieve an average fidelity of 97.5 % for both intrachip and interchip operations. We further demonstrate high-fidelity Bell-state preparation and coherent generation of a four-qubit state, confirming the…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
