Single 32-bit Sub-Channel DDR5 DIMMs: Architecture, Performance Bounds, and Standardisation

TL;DR

This paper analyzes the architecture and performance of single 32-bit sub-channel DDR5 DIMMs, highlighting their benefits, limitations, and standardization status, with implications for cost, performance, and compatibility.

Contribution

It provides a detailed analysis of single sub-channel DDR5 DIMMs, including performance bounds, architectural insights, and standardization gaps, which were previously underexplored.

Findings

Single sub-channel DDR5 DIMMs halve die count and enable 8 GB modules.

Performance degradation of 40-60% in bandwidth-bound workloads.

Incompatibility with AMD AM5 platform due to architecture differences.

Abstract

DDR5 SDRAM partitions each 64-bit memory channel into two independent 32-bit sub-channels. A DIMM populating only one sub-channel halves the die count required for a given module, enabling 8 GB modules with current 16 Gbit dies that the standard topology cannot achieve. The configuration has been used by the enthusiast overclocking community since 2021 to set DDR5 frequency world records on three successive Intel platform generations, and has recently received attention as a candidate for cost-reduced volume modules under the contemporaneous DRAM supply constraints. We derive the transaction-width identity grounding the JEDEC sub-channel design: 32-bit x BL16 transfers exactly one 64-byte x86 cache line per burst. Using a roofline model we quantify performance impact across workload classes (40-60% throughput degradation in bandwidth-bound workloads, < 10% in latency-dominated workloads), and identify a bandwidth inversion at DDR5-4800 below DDR4-3200. Platform analysis shows architectural incompatibility with AMD AM5 as a consequence of the unified 64-bit UMC training model. We further show that the JEDEC SPD specification (JESD400-5D.01) already encodes single sub-channel modules natively in Byte 235, and identify the surrounding ecosystem standardisation gap.