TL;DR
IBEX is a novel compression architecture for CXL memory expanders that enhances capacity and bandwidth efficiency by selectively compressing cold data with minimal overhead.
Contribution
The paper introduces IBEX, a bandwidth-efficient block-level compression scheme with a promotion-based approach and optimized metadata management for scalable memory expansion.
Findings
Achieves 1.28x-1.40x speedup over state-of-the-art approaches.
Employs a promotion-based compression scheme for cold data.
Open-sourced at https://github.com/relacslab/ibex-ics26.
Abstract
As the memory channel count is confined by physical dimensions, memory expanders appear to be a promising approach to extending memory capacity and channels by augmenting the existing I/O interface (e.g., PCIe) with memory-semantic protocols like CXL. Unfortunately, the physical constraints of a computing system restrict scalable capacity expansion with memory expanders. In this work, we propose a block-level compression scheme for modern memory expanders, IBEX, to achieve larger effective memory capacity. Given the performance overhead associated with block-level compression algorithms (e.g., LZ77), IBEX employs a promotion-based approach: only cold data is compressed, whereas hot data remains uncompressed. Our key innovation is internal bandwidth-efficient block management that precisely identifies cold pages with minimal metadata access overhead. Still, the promotion-based approach…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
