Embedded Quantum Machine Learning in Embedded Systems: Feasibility, Hybrid Architectures, and Quantum Co-Processors
Somdip Dey, Syed Muhammad Raza

TL;DR
This paper explores the feasibility of embedded quantum machine learning in resource-constrained systems, analyzing hybrid architectures, quantum co-processors, and the challenges involved in practical implementation.
Contribution
It formalizes implementation pathways for EQML, identifies key barriers, and suggests engineering solutions for integrating quantum processing in embedded systems.
Findings
Hybrid workflows enable offloading quantum tasks to remote QPUs.
Embedded quantum co-processors are in early conceptual stages.
Major barriers include latency, noise, and tooling mismatch.
Abstract
Embedded quantum machine learning (EQML) seeks to bring quantum machine learning (QML) capabilities to resource-constrained edge platforms such as IoT nodes, wearables, drones, and cyber-physical controllers. In 2026, EQML is technically feasible only in limited and highly experimental forms: (i) hybrid workflows where an embedded device performs sensing and classical processing while offloading a narrowly scoped quantum subroutine to a remote quantum processing unit (QPU) or nearby quantum appliance, and (ii) early-stage "embedded QPU" concepts in which a compact quantum co-processor is integrated with classical control hardware. A practical bridge is quantum-inspired machine learning and optimisation on classical embedded processors and FPGAs. This paper analyses feasibility from a circuits-and-systems perspective aligned with the academic community, formalises two implementation…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Radiation Effects in Electronics · Physical Unclonable Functions (PUFs) and Hardware Security
