An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS
Qiyue Chen, Yao Li, Jie Tao, Song Chen, Li Li, Dong Liu

TL;DR
This paper presents an FPGA architecture for efficient displacement vector search in JPEG XS's intra pattern copy, significantly improving throughput and power efficiency for practical hardware deployment.
Contribution
It introduces an optimized pipelined FPGA design with memory organization tailored for displacement vector search in JPEG XS, enabling real-time, low-power hardware implementation.
Findings
Achieves 38.3 Mpixels/s throughput
Consumes 277 mW power
Demonstrates feasibility for ASIC deployment
Abstract
Recently, progress has been made on the Intra Pattern Copy (IPC) tool for JPEG XS, an image compression standard designed for low-latency and low-complexity coding. IPC performs wavelet-domain intra compensation predictions to reduce spatial redundancy in screen content. A key module of IPC is the displacement vector (DV) search, which aims to solve the optimal prediction reference offset. However, the DV search process is computationally intensive, posing challenges for practical hardware deployment. In this paper, we propose an efficient pipelined FPGA architecture design for the DV search module to promote the practical deployment of IPC. Optimized memory organization, which leverages the IPC computational characteristics and data inherent reuse patterns, is further introduced to enhance the performance. Experimental results show that our proposed architecture achieves a throughput…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Data Compression Techniques · Video Coding and Compression Technologies · Digital Filter Design and Implementation
