Samyama: A Unified Graph-Vector Database with In-Database Optimization, Agentic Enrichment, and Hardware Acceleration
Madhulatha Mandarapu, Sandeep Kunkunuru

TL;DR
Samyama is a unified, high-performance graph-vector database that integrates multiple workloads, optimization solvers, and hardware acceleration, simplifying data architecture and enhancing efficiency on commodity hardware.
Contribution
The paper introduces Samyama, a novel unified database system combining graph, vector, and optimization workloads with in-database features and hardware acceleration, which was not previously achieved in a single engine.
Findings
Ingestion speeds of 255K nodes/sec (CPU) and 412K nodes/sec (GPU)
115K Cypher queries/sec on 1M nodes
8.2x GPU PageRank speedup at 1M nodes
Abstract
Modern data architectures are fragmented across graph databases, vector stores, analytics engines, and optimization solvers, resulting in complex ETL pipelines and synchronization overhead. We present Samyama, a high-performance graph-vector database written in Rust that unifies these workloads into a single engine. Samyama combines a RocksDB-backed persistent store with a versioned-arena MVCC model, a vectorized query executor with 35 physical operators, a cost-based query planner with plan enumeration and predicate pushdown, a dedicated CSR-based analytics engine, and native RDF/SPARQL support. The system integrates 22 metaheuristic optimization solvers directly into its query language, implements HNSW vector indexing with Graph RAG capabilities, and introduces Agentic Enrichment for autonomous graph expansion via LLMs. The Enterprise Edition adds GPU acceleration via wgpu,…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsGraph Theory and Algorithms · Advanced Database Systems and Queries · VLSI and FPGA Design Techniques
