CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems
Chetan Choppali Sudarshan, Jiajun Hu, Aman Arora, and Vidya A. Chhabria

TL;DR
CarbonPATH is a framework that co-optimizes AI chiplet-based systems for performance, cost, and environmental sustainability by exploring a complex design space with simulated annealing.
Contribution
It introduces a multi-objective co-design approach that incorporates sustainability as a core constraint in optimizing heterogeneous integration systems.
Findings
Identifies system configurations balancing performance and carbon footprint.
Reveals interactions across application, architecture, and packaging that affect sustainability.
Demonstrates the effectiveness of simulated annealing in high-dimensional design space exploration.
Abstract
The exponential growth of AI has created unprecedented demand for computational resources, pushing chip designs to the limit while simultaneously escalating the environmental footprint of computing. As the industry transitions toward heterogeneous integration (HI) to address the yield and cost challenges of monolithic scaling, minimizing the carbon cost of these complex HI systems becomes critical. To fully exploit HI, a co-design approach spanning application, architecture, chip, and packaging is essential. However, this creates a vast design space with competing objectives, specifically the trade-offs between performance, cost, and carbon footprint (CFP) for sustainability. CarbonPATH is an early-stage pathfinding framework designed to address this multi-objective challenge. It identifies optimized HI systems by co-designing workload mapping, architectural parameters, and packaging…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
Topics3D IC and TSV technologies · VLSI and FPGA Design Techniques · Parallel Computing and Optimization Techniques
