SoberDSE: Sample-Efficient Design Space Exploration via Learning-Based Algorithm Selection
Lei Xu, Shanshan Wang, and Chenglong Xiao

TL;DR
SoberDSE introduces a learning-based framework that automates the selection of optimal DSE algorithms in HLS, significantly improving efficiency and accuracy over existing methods by leveraging benchmark characteristics.
Contribution
The paper presents SoberDSE, a novel automated algorithm selection framework that outperforms existing heuristic and learning-based DSE algorithms in high-level synthesis.
Findings
SoberDSE outperforms state-of-the-art heuristic DSE algorithms by up to 5.7×.
SoberDSE surpasses existing learning-based DSE methods by up to 4.2×.
SoberDSE achieves an average accuracy improvement of 35.57% in small-sample scenarios.
Abstract
High-Level Synthesis (HLS) is a pivotal electronic design automation (EDA) technology that enables the generation of hardware circuits from high-level language descriptions. A critical step in HLS is Design Space Exploration (DSE), which seeks to identify high-quality hardware architectures under given constraints. However, the enormous size of the design space makes DSE computationally prohibitive. Although numerous algorithms have been proposed to accelerate DSE, our extensive experimental studies reveal that no single algorithm consistently achieves Pareto dominance across all problem instances. Consequently, the inability of any single algorithm to dominate all benchmarks necessitates an automated selection mechanism to identify the best-performing DSE algorithm for each specific case. To address this challenge, we propose the SoberDSE framework, which recommends suitable algorithm…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsEmbedded Systems Design Techniques · VLSI and FPGA Design Techniques · Parallel Computing and Optimization Techniques
