Closing the Loop: Resource-aware Hybrid NAS Guided by Analytical and Hardware-Calibrated Quantum Cost Modeling
Muhammad Kashif, Alberto Marchisio, Muhammad Shafique

TL;DR
This paper introduces a resource-aware hybrid neural architecture search framework for quantum-classical neural networks, utilizing analytical and hardware-calibrated quantum cost models to optimize accuracy and hardware efficiency.
Contribution
It presents a novel quantum cost model based on real calibration data and integrates it into a hybrid NAS framework for better hardware-aware quantum neural network design.
Findings
The quantum cost model accurately predicts hardware resource usage.
Hyb-HANAS finds Pareto-optimal trade-offs between accuracy and hardware cost.
The models are applicable to quantum hardware benchmarking and circuit training estimation.
Abstract
Hybrid quantum-classical neural networks (HQNNs) integrate quantum circuits with classical layers, each operating under fundamentally different computational paradigms, which makes hardware resource estimation challenging. The training of quantum circuits on real devices requires thousands of circuit executions, which is impractical on current NISQ devices. Therefore, most HQNNs are evaluated on classical simulators, with hardware cost approximated using floating-point operations (FLOPs). However, FLOPs and existing quantum resource estimation methods (e.g., gate counts) overlook key quantum hardware-specific factors such as gate durations, limited qubit connectivity, and noise, all of which ultimately determine the true cost and scalability of quantum circuits. In this paper, we propose an analytical quantum cost model that estimates quantum hardware resources using real backend…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Low-power high-performance VLSI design · Quantum Information and Cryptography
