CTS-Bench: Benchmarking Graph Coarsening Trade-offs for GNNs in Clock Tree Synthesis
Barsat Khadka, Kawsher Roxy, Md Rubel Ahmed

TL;DR
This paper introduces CTS-Bench, a benchmark suite for evaluating how graph coarsening affects GNN-based Clock Tree Synthesis analysis, highlighting the trade-offs between accuracy and computational efficiency.
Contribution
It provides a systematic benchmark for assessing the impact of graph coarsening on CTS prediction accuracy and efficiency, revealing fundamental limitations of generic clustering techniques.
Findings
Graph coarsening reduces GPU memory usage by up to 17.2x.
Coarsening accelerates training by up to 3x.
Structural information loss can lead to negative R^2 scores in predictions.
Abstract
Graph Neural Networks (GNNs) are increasingly explored for physical design analysis in Electronic Design Automation, particularly for modeling Clock Tree Synthesis behavior such as clock skew and buffering complexity. However, practical deployment remains limited due to the prohibitive memory and runtime cost of operating on raw gate-level netlists. Graph coarsening is commonly used to improve scalability, yet its impact on CTS-critical learning objectives is not well characterized. This paper introduces CTS-Bench, a benchmark suite for systematically evaluating the trade-offs between graph coarsening, prediction accuracy, and computational efficiency in GNN-based CTS analysis. CTS-Bench consists of 4,860 converged physical design solutions spanning five architectures and provides paired raw gate-level and clustered graph representations derived from post-placement designs. Using clock…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · Parallel Computing and Optimization Techniques · Low-power high-performance VLSI design
