Pareto Optimal Benchmarking of AI Models on ARM Cortex Processors for Sustainable Embedded Systems
Pranay Jain, Maximilian Kasper, G\"oran K\"ober, Oliver Amft, Axel Plinge, Dominik Seu{\ss}

TL;DR
This paper introduces a benchmarking framework for AI models on ARM Cortex processors, optimizing for energy efficiency, accuracy, and resource use in embedded systems, using Pareto analysis to guide sustainable AI deployment.
Contribution
It presents a systematic, automated benchmarking approach with Pareto analysis for balancing energy, accuracy, and performance of AI models on ARM Cortex processors.
Findings
M7 processor excels for short inference cycles
M4 processor offers better energy efficiency for longer tasks
M0+ suitable for simple AI tasks
Abstract
This work presents a practical benchmarking framework for optimizing artificial intelligence (AI) models on ARM Cortex processors (M0+, M4, M7), focusing on energy efficiency, accuracy, and resource utilization in embedded systems. Through the design of an automated test bench, we provide a systematic approach to evaluate across key performance indicators (KPIs) and identify optimal combinations of processor and AI model. The research highlights a nearlinear correlation between floating-point operations (FLOPs) and inference time, offering a reliable metric for estimating computational demands. Using Pareto analysis, we demonstrate how to balance trade-offs between energy consumption and model accuracy, ensuring that AI applications meet performance requirements without compromising sustainability. Key findings indicate that the M7 processor is ideal for short inference cycles, while…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsParallel Computing and Optimization Techniques · Big Data and Digital Economy · Embedded Systems Design Techniques
