Inverter-Based Differential Amplifiers With Back-Gate Feedback Linearization
Eric Danson, Jeffrey S. Walling

TL;DR
This paper demonstrates that using back-gate feedback in FD-SOI inverter-based differential amplifiers significantly enhances linearity and IP3 performance without increasing noise, leveraging negative feedback for improved linearization.
Contribution
It introduces a novel back-gate feedback technique in FD-SOI technology to linearize inverter-based differential amplifiers, achieving substantial IP3 improvement.
Findings
IP3 improved by at least 60 times with feedback
Back-gate feedback makes gain load-independent
No additional noise introduced by feedback
Abstract
Feeding the common-source amplifier output to the back-gate terminal in fully depleted silicon on insulator (FD-SOI) technology exploits the linearizing effect of negative feedback. Analysis and simulation results in 22 nm FD-SOI show that back-gate feedback sets the overall gain approximately independent of the load, contributes no additional noise, and improves linearity by the back-gate voltage gain. Third-order intercept point (IP3) enhancement is at least compared to without feedback in inverter-based, or complementary common-source, differential amplifiers.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvancements in Semiconductor Devices and Circuit Design · Analog and Mixed-Signal Circuit Design · Radio Frequency Integrated Circuit Design
