A flexible language model-assisted electronic design automation framework
Cristian Sestito, Panagiota Kontou, Pratibha Verma, Atish Dixit, Alexandros D. Keros, Michael O'Boyle, Christos-Savvas Bouganis, Themis Prodromakis

TL;DR
This paper introduces a flexible LLM-assisted EDA framework that interfaces with commercial tools, guiding design optimizations across analog, digital, and RF domains using feedback and constraints.
Contribution
It presents a novel versatile framework that leverages LLMs to generate compatible files and optimize designs within commercial EDA environments, supporting diverse design flows.
Findings
Effective in designing transconductance amplifiers
Successfully optimized microstrip patch antennas
Improved FPGA circuit design process
Abstract
Large language models (LLMs) are transforming electronic design automation (EDA) by enhancing design stages such as schematic design, simulation, netlist synthesis, and place-and-route. Existing methods primarily focus these optimisations within isolated open-source EDA tools and often lack the flexibility to handle multiple domains, such as analogue, digital, and radio-frequency design. In contrast, modern systems require to interface with commercial EDA environments, adhere to tool-specific operation rules, and incorporate feedback from design outcomes while supporting diverse design flows. We propose a versatile framework that uses LLMs to generate files compatible with commercial EDA tools and optimise designs using power-performance-area reports. This is accomplished by guiding the LLMs with tool constraints and feedback from design outputs to meet tool requirements and user…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · Embedded Systems Design Techniques · Low-power high-performance VLSI design
