Differentiable Logic Synthesis: Spectral Coefficient Selection via Sinkhorn-Constrained Composition
Gorgi Pavlov

TL;DR
This paper introduces a differentiable architecture for Boolean logic synthesis using spectral coefficient selection and Sinkhorn-constrained routing, enabling efficient and accurate logic function learning across multiple complexity levels.
Contribution
It proposes Hierarchical Spectral Composition with Sinkhorn constraints and column-sign modulation, advancing logic synthesis by enabling gradient-based learning of Boolean functions.
Findings
Achieved 100% accuracy on 2-variable Boolean operations with zero routing drift.
Demonstrated existence of optimal ternary masks for 3-variable operations.
Achieved 100% accuracy on 4-variable operations using spectral synthesis and MCMC refinement.
Abstract
Learning precise Boolean logic via gradient descent remains challenging: neural networks typically converge to "fuzzy" approximations that degrade under quantization. We introduce Hierarchical Spectral Composition, a differentiable architecture that selects spectral coefficients from a frozen Boolean Fourier basis and composes them via Sinkhorn-constrained routing with column-sign modulation. Our approach draws on recent insights from Manifold-Constrained Hyper-Connections (mHC), which demonstrated that projecting routing matrices onto the Birkhoff polytope preserves identity mappings and stabilizes large-scale training. We adapt this framework to logic synthesis, adding column-sign modulation to enable Boolean negation -- a capability absent in standard doubly stochastic routing. We validate our approach across four phases of increasing complexity: (1) For n=2 (16 Boolean operations…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · Formal Methods in Verification · Low-power high-performance VLSI design
