DS-CIM: Digital Stochastic Computing-In-Memory Featuring Accurate OR-Accumulation via Sample Region Remapping for Edge AI Models
Kunming Shao, Liang Zhao, Jiangnan Yu, Zhipeng Liao, Xiaomeng Wang, Yi Zou, Tim Kwang-Ting Cheng, Chi-Ying Tsui

TL;DR
This paper presents DS-CIM, a digital stochastic computing-in-memory architecture that combines high accuracy and efficiency for edge AI models by innovative data representation, shared PRNG, and remapping techniques.
Contribution
It introduces a novel DS-CIM architecture with a compact OR-based MAC, shared PRNG with 2D partitioning, and data remapping to improve accuracy and throughput in stochastic CIM.
Findings
Achieves 94.45% accuracy on CIFAR-10 with ResNet18
Attains 3566.1 TOPS/W energy efficiency
Demonstrates effectiveness on large models like ResNet50 and LLaMA-7B
Abstract
Stochastic computing (SC) offers hardware simplicity but suffers from low throughput, while high-throughput Digital Computing-in-Memory (DCIM) is bottlenecked by costly adder logic for matrix-vector multiplication (MVM). To address this trade-off, this paper introduces a digital stochastic CIM (DS-CIM) architecture that achieves both high accuracy and efficiency. We implement signed multiply-accumulation (MAC) in a compact, unsigned OR-based circuit by modifying the data representation. Throughput is enhanced by replicating this low-cost circuit 64 times with only a 1x area increase. Our core strategy, a shared Pseudo Random Number Generator (PRNG) with 2D partitioning, enables single-cycle mutually exclusive activation to eliminate OR-gate collisions. We also resolve the 1s saturation issue via stochastic process analysis and data remapping, significantly improving accuracy and…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsFerroelectric and Negative Capacitance Devices · Error Correcting Code Techniques · Advanced Memory and Neural Computing
