Conveyor-mode electron shuttling through a T-junction in Si/SiGe
Max Beer, Ran Xue, Lennart Deda, Stefan Trellenkamp, Jhih-Sian Tu, Paul Surrey, Inga Seidler, Hendrik Bluhm, Lars R. Schreiber

TL;DR
This paper demonstrates a T-junction device in Si/SiGe that enables high-fidelity electron routing across multiple shuttle lanes, advancing scalable two-dimensional quantum computing architectures with controlled spin qubit manipulation.
Contribution
Introduction of a T-junction in Si/SiGe devices allowing electron routing without extra control lines, with high fidelity and potential for scalable quantum computing.
Findings
Inter-lane charge transfer fidelity of 100% within experimental error
Controlled filling of 54 quantum dots using atomic pulses
Potential for implementing native spin-qubit SWAP gates
Abstract
Conveyor-mode shuttling in gated Si/SiGe devices enables adiabatic transfer of single electrons, electron patterns and spin qubits confined in quantum dots across several microns with a scalable number of signal lines. To realize their full potential, linear shuttle lanes must connect into a two-dimensional grid with controllable routing. We introduce a T-junction device linking two independently driven shuttle lanes. Electron routing across the junction requires no extra control lines beyond the four channels per conveyor belt. We measure an inter-lane charge transfer fidelity of at an instantaneous electron velocity of . The filling of 54 quantum dots is controlled by simple atomic pulses, allowing us to swap electron patterns, laying the groundwork for a native spin-qubit SWAP gate. This T-junction…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum and electron transport phenomena · Semiconductor Quantum Structures and Devices · Advancements in Semiconductor Devices and Circuit Design
