Neuro-Channel Networks: A Multiplication-Free Architecture by Biological Signal Transmission
Emrah Mete, Emin Erkan Korkmaz

TL;DR
Neuro-Channel Networks (NCNs) are a biologically inspired, multiplication-free neural architecture that uses physical channel limits and sign-based regulation to perform complex tasks efficiently without traditional matrix multiplications.
Contribution
This paper introduces NCNs, a novel neural network architecture that eliminates multiplication by mimicking biological signal transmission, enabling efficient computation on low-power hardware.
Findings
Successfully solved XOR and Majority problems with 100% accuracy.
Demonstrated the feasibility of multiplication-free neural computation.
Potential for deployment on low-power, hardware-constrained devices.
Abstract
The rapid proliferation of Deep Learning is increasingly constrained by its heavy reliance on high-performance hardware, particularly Graphics Processing Units (GPUs). These specialized accelerators are not only prohibitively expensive and energy-intensive but also suffer from significant supply scarcity, limiting the ubiquity of Artificial Intelligence (AI) deployment on edge devices. The core of this inefficiency stems from the standard artificial perceptron's dependence on intensive matrix multiplications. However, biological nervous systems achieve unparalleled efficiency without such arithmetic intensity; synaptic signal transmission is regulated by physical ion channel limits and chemical neurotransmitter levels rather than a process that can be analogous to arithmetic multiplication. Inspired by this biological mechanism, we propose Neuro-Channel Networks (NCN), a novel…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Low-power high-performance VLSI design
