Hybrid Temporal-8-Bit Spike Coding for Spiking Neural Network Surrogate Training
Luu Trong Nhan, Luu Trung Duong, Pham Ngoc Nam, Truong Cong Thang

TL;DR
This paper introduces a novel hybrid temporal-bit spike coding scheme for spiking neural networks, combining bit-plane image decomposition with temporal coding to enhance performance on vision tasks using surrogate training.
Contribution
It presents the first hybrid temporal-bit coding method tailored for surrogate gradient training in SNNs, improving performance over existing coding strategies.
Findings
Hybrid coding improves SNN performance on vision benchmarks.
Blending bit-plane and temporal coding yields competitive results.
First to propose a hybrid temporal-bit coding scheme for surrogate training.
Abstract
Spiking neural networks (SNNs) have emerged as a promising direction in both computational neuroscience and artificial intelligence, offering advantages such as strong biological plausibility and low energy consumption on neuromorphic hardware. Despite these benefits, SNNs still face challenges in achieving state-of-the-art performance on vision tasks. Recent work has shown that hybrid rate-temporal coding strategies (particularly those incorporating bit-plane representations of images into traditional rate coding schemes) can significantly improve performance when trained with surrogate backpropagation. Motivated by these findings, this study proposes a hybrid temporal-bit spike coding method that integrates bit-plane decompositions with temporal coding principles. Through extensive experiments across multiple computer vision benchmarks, we demonstrate that blending bit-plane…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · Neural Networks and Reservoir Computing · Ferroelectric and Negative Capacitance Devices
