A CNN-Based Technique to Assist Layout-to-Generator Conversion for Analog Circuits
Sungyu Jeong, Minsu Kim, and Byungsub Kim

TL;DR
This paper introduces a CNN-based method to automate and accelerate the process of converting reference layouts into procedural layouts for analog circuits by identifying sub-cells suitable for generation scripts.
Contribution
It presents a novel CNN model that automatically detects and classifies sub-cells for layout generation, significantly reducing examination time and handling unfamiliar sub-cells effectively.
Findings
Achieved 99.3% precision in classifying sub-cells.
Reduced examination time from 88 minutes to 18 seconds.
Successfully classified unfamiliar sub-cells outside training data.
Abstract
We propose a technique to assist in converting a reference layout of an analog circuit into the procedural layout generator by efficiently reusing available generators for sub-cell creation. The proposed convolutional neural network (CNN) model automatically detects sub-cells that can be generated by available generator scripts in the library, and suggests using them in the hierarchically correct places of the generator software. In experiments, the CNN model examined sub-cells of a high-speed wireline receiver that has a total of 4,885 sub-cell instances including different 145 sub-cell designs. The CNN model classified the sub-cell instances into 51 generatable and one not-generatable classes. One not-generatable class indicates that no available generator can generate the classified sub-cell. The CNN model achieved 99.3% precision in examining the 145 different sub-cell designs. The…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · Advanced Neural Network Applications · Physical Unclonable Functions (PUFs) and Hardware Security
