ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
Dilli Babu Porlapothula, Pralay Chakrabarty, Ananya Lakshmi Ravi, and Kurian Polachan

TL;DR
ioPUF+ introduces a cost-effective, reliable PUF based on I/O resistor variations for secure key generation in IoT devices, utilizing existing hardware without additional fabrication.
Contribution
It presents a novel PUF leveraging I/O resistor variations, with a complete cryptographic key derivation pipeline suitable for COTS IoT hardware.
Findings
High reliability with 100% intra-device Hamming distance
Strong uniqueness with 50.33% inter-device Hamming distance
Low resource usage, 19.8 KB Flash and 79 mW power
Abstract
In this work, we present ioPUF+, which incorporates a novel Physical Unclonable Function (PUF) that generates unique fingerprints for Integrated Circuits (ICs) and the IoT nodes encompassing them. The proposed PUF generates device-specific responses by measuring the pull-up and pull-down resistor values on the I/O pins of the ICs, which naturally vary across chips due to manufacturing-induced process variations. Since these resistors are already integrated into the I/O structures of most ICs, ioPUF+ requires no custom circuitry, and no new IC fabrication. This makes ioPUF+ suitable for cost-sensitive embedded systems built from Commercial Off-The-Shelf (COTS) components. Beyond introducing a new PUF, ioPUF+ includes a complete datapath for converting raw PUF responses into cryptographically usable secret keys using BCH error correction and SHA-256 hashing. Further ioPUF+ also…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsPhysical Unclonable Functions (PUFs) and Hardware Security · Digital Media Forensic Detection · Integrated Circuits and Semiconductor Failure Analysis
