Segmented Exponent Alignment and Dynamic Wordline Activation for Floating-Point Analog CIM Macros
Weiping Yang, Shilin Zhou, Hui Xu, Jiawei Xue, Changlin Chen

TL;DR
This paper introduces SEA and DWA techniques to improve floating-point CIM macro efficiency by reducing power and delay, leveraging exponent clustering and dynamic activation strategies.
Contribution
The paper proposes novel SEA and DWA methods that significantly reduce latency and power consumption in floating-point CIM operations by exploiting exponent clustering.
Findings
Saves 63.8% power consumption compared to traditional methods.
Achieves 40.87% delay reduction on VGG16-CIFAR10.
Reduces input mantissa shifting and eliminates maximum exponent detection.
Abstract
With the rise of compute-in-memory (CIM) accelerators, floating-point multiply-and-accumulate (FP-MAC) operations have gained extensive attention for their higher accuracy over integer MACs in neural networks. However, the hardware overhead caused by exponent comparison and mantissa alignment, along with the delay introduced by bit-serial input methods, remains a hinder to implement FP-MAC efficiently. In view of this, we propose Segmented Exponent Alignment (SEA) and Dynamic Wordline Activation (DWA) strategies. SEA exploits the observation that input exponents are often clustered around zero or within a narrow range. By segmenting the exponent space and aligning mantissas accordingly, SEA eliminates the need for maximum exponent detection and reduces input mantissa shifting, and thus reduces the processing latency. DWA further reduces latency and maintains accuracy by activating…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsNumerical Methods and Algorithms · Parallel Computing and Optimization Techniques · Low-power high-performance VLSI design
