Modeling Layout Abstractions Using Integer Set Relations
Somashekaracharya G Bhaskaracharya, Aravind Acharya, Bastian Hagedorn, Vinod Grover

TL;DR
This paper introduces a unified mathematical framework using integer set relations to analyze and verify different tensor layout systems in deep learning compilers, enabling formal reasoning and cross-system optimization.
Contribution
It develops a novel ISL-based approach to model CuTe and Triton layouts within a single formal system, facilitating correctness verification and future optimization strategies.
Findings
Successfully models complex layout transformations including swizzles
Enables formal analysis and verification of layout correctness
Handles diverse layout complexities from simple to sophisticated
Abstract
Modern deep learning compilers rely on layout abstractions to manage the complex mapping between logical tensor structures and physical memory arrangements. CuTe layouts and Triton linear layouts are widely adopted industry standards. However, these layout systems operate independently with distinct mathematical underpinnings, preventing unified formal analysis and cross-system reasoning. We bridge this gap by introducing a novel approach that leverages the Integer Set Library (ISL) to create a unified mathematical representation for both layout systems through integer set relations, thereby enabling rigorous formal analysis, correctness verification, and the foundation for future cross-system optimization strategies. Our approach models CuTe layouts through integer set relations that encode the transformation from multi-dimensional coordinates to linear indices using stride-based…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsParallel Computing and Optimization Techniques · Embedded Systems Design Techniques · VLSI and FPGA Design Techniques
