ZeroSim: Zero-Shot Analog Circuit Evaluation with Unified Transformer Embeddings
Xiaomeng Yang, Jian Gao, Yanzhi Wang, Xuan Zhang

TL;DR
ZeroSim is a transformer-based framework that enables fast, accurate zero-shot performance evaluation of analog circuits across unseen topologies, significantly reducing simulation time and eliminating the need for topology-specific retraining.
Contribution
The paper introduces ZeroSim, a novel transformer-based model with unified topology embeddings that generalizes to unseen circuit topologies without fine-tuning, improving scalability and efficiency in analog circuit evaluation.
Findings
ZeroSim outperforms baseline models in zero-shot predictions.
ZeroSim achieves 13x speedup over SPICE simulations.
The model generalizes well across diverse amplifier topologies.
Abstract
Although recent advancements in learning-based analog circuit design automation have tackled tasks such as topology generation, device sizing, and layout synthesis, efficient performance evaluation remains a major bottleneck. Traditional SPICE simulations are time-consuming, while existing machine learning methods often require topology-specific retraining or manual substructure segmentation for fine-tuning, hindering scalability and adaptability. In this work, we propose ZeroSim, a transformer-based performance modeling framework designed to achieve robust in-distribution generalization across trained topologies under novel parameter configurations and zero-shot generalization to unseen topologies without any fine-tuning. We apply three key enabling strategies: (1) a diverse training corpus of 3.6 million instances covering over 60 amplifier topologies, (2) unified topology embeddings…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · Low-power high-performance VLSI design · Physical Unclonable Functions (PUFs) and Hardware Security
