AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
Mohsen Ahmadzadeh, Kaichang Chen, Georges Gielen

TL;DR
AnaFlow introduces an agentic AI framework using collaborative LLM-based agents for efficient, explainable, and automated analog circuit sizing, significantly reducing simulation requirements and enhancing interpretability.
Contribution
This work presents a novel multi-agent LLM-based workflow for sample-efficient and explainable analog circuit design, outperforming traditional Bayesian and reinforcement learning methods.
Findings
Successfully automates circuit sizing for complex designs
Achieves high sample efficiency through adaptive simulation
Provides transparent, human-interpretable design reasoning
Abstract
Analog/mixed-signal circuits are key for interfacing electronics with the physical world. Their design, however, remains a largely handcrafted process, resulting in long and error-prone design cycles. While the recent rise of AI-based reinforcement learning and generative AI has created new techniques to automate this task, the need for many time-consuming simulations is a critical bottleneck hindering the overall efficiency. Furthermore, the lack of explainability of the resulting design solutions hampers widespread adoption of the tools. To address these issues, a novel agentic AI framework for sample-efficient and explainable analog circuit sizing is presented. It employs a multi-agent workflow where specialized Large Language Model (LLM)-based agents collaborate to interpret the circuit topology, to understand the design goals, and to iteratively refine the circuit's design…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · Low-power high-performance VLSI design · Model Reduction and Neural Networks
