OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
Rishov Sarkar, Cong Hao

TL;DR
OmniSim is a novel simulation framework that provides fast, accurate, and cycle-accurate simulation of complex hardware designs expressed in C/C++, overcoming limitations of existing HLS tools.
Contribution
OmniSim extends HLS simulation capabilities with multi-threaded software simulation, supporting complex dataflow features and achieving RTL-level accuracy and speed.
Findings
Supports 11 previously unsupported designs.
Achieves up to 35.9x speedup over traditional co-simulation.
Outperforms LightningSim by up to 6.61x in speed.
Abstract
High-Level Synthesis (HLS) is increasingly popular for hardware design using C/C++ instead of Register-Transfer Level (RTL). To express concurrent hardware behavior in a sequential language like C/C++, HLS tools introduce constructs such as infinite loops and dataflow modules connected by FIFOs. However, efficiently and accurately simulating these constructs at C level remains challenging. First, without hardware timing information, functional verification typically requires slow RTL synthesis and simulation, as the current approaches in commercial HLS tools. Second, cycle-accurate performance metrics, such as end-to-end latency, also rely on RTL simulation. No existing HLS tool fully overcomes the first limitation. For the second, prior work such as LightningSim partially improves simulation speed but lacks support for advanced dataflow features like cyclic dependencies and…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
