ESM: A Framework for Building Effective Surrogate Models for Hardware-Aware Neural Architecture Search
Azaz-Ur-Rehman Nasir, Samroz Ahmad Shoaib, Muhammad Abdullah Hanif, Muhammad Shafique

TL;DR
This paper presents a comprehensive framework for developing accurate surrogate models to predict latency in hardware-aware neural architecture search, focusing on GPU devices and optimizing the model creation process.
Contribution
It introduces a systematic analysis of surrogate models for latency prediction and proposes a holistic framework for dataset and model generation in hardware-aware NAS.
Findings
Analyzed strengths and weaknesses of various surrogate models.
Identified key factors influencing prediction accuracy.
Proposed a cost-effective, reliable model generation pipeline.
Abstract
Hardware-aware Neural Architecture Search (NAS) is one of the most promising techniques for designing efficient Deep Neural Networks (DNNs) for resource-constrained devices. Surrogate models play a crucial role in hardware-aware NAS as they enable efficient prediction of performance characteristics (e.g., inference latency and energy consumption) of different candidate models on the target hardware device. In this paper, we focus on building hardware-aware latency prediction models. We study different types of surrogate models and highlight their strengths and weaknesses. We perform a systematic analysis to understand the impact of different factors that can influence the prediction accuracy of these models, aiming to assess the importance of each stage involved in the model designing process and identify methods and policies necessary for designing/training an effective estimation…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Neural Network Applications · Big Data and Digital Economy · Embedded Systems Design Techniques
