PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization
Dongsheng Zuo, Jiadong Zhu, Yang Luo, Yuzhe Ma

TL;DR
PrefixAgent leverages large language models to optimize prefix adder design efficiently, reducing search space and improving area metrics while ensuring scalability and generalization in electronic design automation.
Contribution
The paper introduces PrefixAgent, a novel LLM-powered framework that reformulates prefix adder optimization into manageable subtasks, enabling efficient search and high-quality data collection.
Findings
PrefixAgent produces prefix adders with smaller areas than baseline methods.
The framework maintains scalability and generalization in commercial EDA flows.
Effective fine-tuning of LLM enhances optimization performance.
Abstract
Prefix adders are fundamental arithmetic circuits, but their design space grows exponentially with bit-width, posing significant optimization challenges. Previous works face limitations in performance, generalization, and scalability. To address these challenges, we propose PrefixAgent, a large language model (LLM)-powered framework that enables efficient prefix adder optimization. Specifically, PrefixAgent reformulates the problem into subtasks including backbone synthesis and structure refinement, which effectively reduces the search space. More importantly, this new design perspective enables us to efficiently collect enormous high-quality data and reasoning traces with E-graph, which further results in an effective fine-tuning of LLM. Experimental results show that PrefixAgent synthesizes prefix adders with consistently smaller areas compared to baseline methods, while maintaining…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsLow-power high-performance VLSI design · Parallel Computing and Optimization Techniques · Embedded Systems Design Techniques
