EMSpice 2.1: A Coupled EM and IR Drop Analysis Tool with Joule Heating and Thermal Map Integration for VLSI Reliability
Subed Lamichhane, Haotian Lu, Sheldon X.-D. Tan

TL;DR
EMSpice 2.1 advances VLSI reliability analysis by integrating thermal effects and Joule heating into coupled EM and IR drop simulations, enabling faster and more accurate EM-aware IR drop assessments.
Contribution
It introduces EMSpice 2.1, the first tool to incorporate thermal maps and Joule heating effects into coupled EM and IR drop analysis for VLSI circuits.
Findings
Hotspot patterns critically affect interconnect lifetime.
EMSpice 2.1 achieves over 200x speedup compared to industry tools.
High accuracy maintained in thermal-aware EM and IR analysis.
Abstract
Electromigration (EM) remains a critical reliability concern in current and future copper-based VLSI circuits. As technology scales down, EM-induced IR drop becomes increasingly severe. While several EM-aware IR drop analysis tools have been proposed, few incorporate the real impact of temperature distribution on both EM and IR drop effects. In this work, we introduce EMSpice 2.1, an enhanced tool built upon the existing coupled IR-EM analysis framework, EMSpice 2.0, for EM-aware IR drop analysis. For the first time, EMSpice 2.1 uniquely integrates Joule heating effects and practical thermal maps derived from actual chip conditions. Additionally, it features improved interoperability with commercial EDA tools, facilitating more comprehensive EM and IR drop sign-off analysis. Our findings demonstrate that specific hotspot patterns significantly impact the lifetime of interconnects and…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsCopper Interconnects and Reliability · Electronic Packaging and Soldering Technologies · 3D IC and TSV technologies
