FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks
Qiyun Zhao

TL;DR
FuncGNN introduces a novel graph neural network architecture that enhances the semantic representation of logic circuits by addressing structural heterogeneity and integrating multi-scale features, leading to improved accuracy and efficiency in logic analysis tasks.
Contribution
The paper proposes FuncGNN, a new GNN model with hybrid feature aggregation, gate-aware normalization, and multi-layer integration for better logic circuit modeling.
Findings
Outperforms existing methods in signal probability prediction and truth-table distance prediction.
Achieves 2.06% and 18.71% improvements in accuracy on two tasks.
Reduces training time by 50.6% and GPU memory usage by 32.8%.
Abstract
As integrated circuit scale grows and design complexity rises, effective circuit representation helps support logic synthesis, formal verification, and other automated processes in electronic design automation. And-Inverter Graphs (AIGs), as a compact and canonical structure, are widely adopted for representing Boolean logic in these workflows. However, the increasing complexity and integration density of modern circuits introduce structural heterogeneity and global logic information loss in AIGs, posing significant challenges to accurate circuit modeling. To address these issues, we propose FuncGNN, which integrates hybrid feature aggregation to extract multi-granularity topological patterns, thereby mitigating structural heterogeneity and enhancing logic circuit representations. FuncGNN further introduces gate-aware normalization that adapts to circuit-specific gate distributions,…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · Embedded Systems Design Techniques · Low-power high-performance VLSI design
