Goodness-of-fit testing for the stationary density of a size-structured PDE
Van Ha Hoang, Phu Thanh Nguyen, Thanh Mai Pham Ngoc, Vincent Rivoirard, Viet Chi Tran

TL;DR
This paper develops a goodness-of-fit test for the stationary size and age distributions in cell population models, aiming to detect whether cell division is symmetric or asymmetric, with applications to biological data analysis.
Contribution
It introduces a novel statistical test for assessing symmetry in cell division models based on stationary distributions, validated through simulations and real data.
Findings
Test effectively distinguishes symmetric and asymmetric division.
Simulation results demonstrate high accuracy of the test.
Application to real data shows practical utility.
Abstract
We consider two division models for structured cell populations, where cells can grow, age and divide. These models have been introduced in the literature under the denomination of `mitosis' and `adder' models. In the recent years, there has been an increasing interest in biology to understand whether the cells divide equally or not, as this can be related to important mechanisms in cellular aging or recovery. We are therefore interested in testing the null hypothesis where the division of a mother cell results into two daughters of equal size, against the alternative hypothesis where the division is asymmetric and ruled by a kernel that is absolutely continuous with respect to the Lebesgue measure. The sample consists of i.i.d. observations of cell sizes and ages drawn from the population, and the division is not directly observed. The hypotheses of the test are…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsElectrostatic Discharge in Electronics · Industrial Vision Systems and Defect Detection · Integrated Circuits and Semiconductor Failure Analysis
