Fewer Hallucinations, More Verification: A Three-Stage LLM-Based Framework for ASR Error Correction
Yangui Fang, Baixu Chen, Jing Peng, Xu Li, Yu Xi, Chengwei Zhang, Guohui Zhong

TL;DR
This paper introduces RLLM-CF, a three-stage framework leveraging large language models to improve ASR error correction by reducing hallucinations and ensuring correction accuracy without additional training.
Contribution
The proposed RLLM-CF framework effectively reduces hallucinations and improves ASR correction accuracy using a multi-stage process without model fine-tuning.
Findings
Achieves up to 21% reduction in CER/WER on AISHELL datasets.
Reduces hallucinations compared to direct LLM correction.
Works effectively across multiple speech recognition benchmarks.
Abstract
Automatic Speech Recognition (ASR) error correction aims to correct recognition errors while preserving accurate text. Although traditional approaches demonstrate moderate effectiveness, LLMs offer a paradigm that eliminates the need for training and labeled data. However, directly using LLMs will encounter hallucinations problem, which may lead to the modification of the correct text. To address this problem, we propose the Reliable LLM Correction Framework (RLLM-CF), which consists of three stages: (1) error pre-detection, (2) chain-of-thought sub-tasks iterative correction, and (3) reasoning process verification. The advantage of our method is that it does not require additional information or fine-tuning of the model, and ensures the correctness of the LLM correction under multi-pass programming. Experiments on AISHELL-1, AISHELL-2, and Librispeech show that the GPT-4o model…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsFault Detection and Control Systems · Risk and Safety Analysis · Integrated Circuits and Semiconductor Failure Analysis
