Invisible Entropy: Towards Safe and Efficient Low-Entropy LLM Watermarking
Tianle Gu, Zongqi Wang, Kexin Huang, Yuanqi Yao, Xiangliang Zhang, Yujiu Yang, Xiuying Chen

TL;DR
This paper introduces Invisible Entropy, a novel low-entropy watermarking method for LLMs that improves safety and efficiency by avoiding reliance on the original model and using a lightweight entropy prediction system.
Contribution
It proposes a new watermarking paradigm that predicts token entropy with a lightweight feature extractor, enhancing safety, efficiency, and naturalness of watermarked text.
Findings
Reduces parameter size by 99% compared to state-of-the-art methods.
Achieves comparable performance to existing watermarking techniques.
Improves detection robustness and naturalness of watermarked outputs.
Abstract
Logit-based LLM watermarking traces and verifies AI-generated content by maintaining green and red token lists and increasing the likelihood of green tokens during generation. However, it fails in low-entropy scenarios, where predictable outputs make green token selection difficult without disrupting natural text flow. Existing approaches address this by assuming access to the original LLM to calculate entropy and selectively watermark high-entropy tokens. However, these methods face two major challenges: (1) high computational costs and detection delays due to reliance on the original LLM, and (2) potential risks of model leakage. To address these limitations, we propose Invisible Entropy (IE), a watermarking paradigm designed to enhance both safety and efficiency. Instead of relying on the original LLM, IE introduces a lightweight feature extractor and an entropy tagger to predict…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
Taxonomy
TopicsAdvanced Steganography and Watermarking Techniques · Advancements in Photolithography Techniques · Low-power high-performance VLSI design
