Accelerating Triangle Counting with Real Processing-in-Memory Systems
Lorenzo Asquini, Manos Frouzakis, Juan G\'omez-Luna, Mohammad Sadrosadati, Onur Mutlu, Francesco Silvestri

TL;DR
This paper introduces a novel triangle counting algorithm optimized for Processing-in-Memory systems, specifically leveraging UPMEM architecture to overcome memory bottlenecks and improve performance on dynamic graphs.
Contribution
It presents the first PIM-based triangle counting algorithm that addresses memory limitations and communication costs using vertex coloring, reservoir sampling, and Misra-Gries summaries.
Findings
Outperforms CPU-based implementations on dynamic graphs
Effectively reduces memory access bottlenecks
Demonstrates the viability of PIM for graph analytics
Abstract
Triangle Counting (TC) is a procedure that involves enumerating the number of triangles within a graph. It has important applications in numerous fields, such as social or biological network analysis and network security. TC is a memory-bound workload that does not scale efficiently in conventional processor-centric systems due to several memory accesses across large memory regions and low data reuse. However, recent Processing-in-Memory (PIM) architectures present a promising solution to alleviate these bottlenecks. Our work presents the first TC algorithm that leverages the capabilities of the UPMEM system, the first commercially available PIM architecture, while at the same time addressing its limitations. We use a vertex coloring technique to avoid expensive communication between PIM cores and employ reservoir sampling to address the limited amount of memory available in the PIM…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsGraph Theory and Algorithms · Parallel Computing and Optimization Techniques · Ferroelectric and Negative Capacitance Devices
