FLARE: Fault Attack Leveraging Address Reconfiguration Exploits in Multi-Tenant FPGAs
Jayeeta Chaudhuri, Hassan Nassar, Dennis R.E. Gnad, Jorg Henkel, Mehdi, B. Tahoori, and Krishnendu Chakrabarty

TL;DR
FLARE is a fault attack targeting multi-tenant FPGAs that exploits vulnerabilities during partial reconfiguration to overwrite modules, demonstrating a stealthy and effective security breach during bitstream uploads.
Contribution
This paper introduces FLARE, a novel fault attack exploiting reconfiguration vulnerabilities in multi-tenant FPGAs, highlighting a new security threat during bitstream reconfiguration.
Findings
Successfully overwrites modules during reconfiguration
Stealthy attack leveraging power-wasters
Effective on Xilinx Pynq FPGA
Abstract
Modern FPGAs are increasingly supporting multi-tenancy to enable dynamic reconfiguration of user modules. While multi-tenant FPGAs improve utilization and flexibility, this paradigm introduces critical security threats. In this paper, we present FLARE, a fault attack that exploits vulnerabilities in the partial reconfiguration process, specifically while a user bitstream is being uploaded to the FPGA by a reconfiguration manager. Unlike traditional fault attacks that operate during module runtime, FLARE injects faults in the bitstream during its reconfiguration, altering the configuration address and redirecting it to unintended partial reconfigurable regions (PRRs). This enables the overwriting of pre-configured co-tenant modules, disrupting their functionality. FLARE leverages power-wasters that activate briefly during the reconfiguration process, making the attack stealthy and more…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
