Identification of $tqg$ flavor-changing neutral current interactions using machine learning techniques
Byeonghak Ko, Jeewon Heo, Woojin Jang, Jason S. H. Lee, Youn Jung Roh,, Ian James Watson, Seungjin Yang

TL;DR
This paper explores machine learning techniques, including deep learning and boosted decision trees, to improve the detection of flavor-changing neutral current interactions involving a top quark and a gluon at collider experiments.
Contribution
It introduces the SAJA deep learning network for jet-parton assignment, outperforming traditional BDT classifiers in identifying $tqg$ FCNC events.
Findings
SAJA network with qg-discrimination variables achieves the best performance.
Expected upper limits on Br($t o qg$) are 25-35 ext% lower with SAJA.
Deep learning enhances sensitivity to rare FCNC processes.
Abstract
Flavor-changing neutral currents (FCNCs) are forbidden at tree level in the Standard Model (SM), but they can be enhanced in physics Beyond the Standard Model (BSM) scenarios.In this paper, we investigate the effectiveness of deep learning techniques to enhance the sensitivity of current and future collider experiments to the production of a top quark and an associated parton through the FCNC process, which originates from the and vertices. The FCNC events can be produced with a top quark and either an associated gluon or quark, while SM only has events with a top quark and an associated quark. We apply machine learning techniques to distinguish the FCNC events from the SM backgrounds, including -discrimination variables. We use the Boosted Decision Tree (BDT) method as a baseline classifier, assuming that the leading jet originates from the associated…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvancements in Semiconductor Devices and Circuit Design · VLSI and Analog Circuit Testing
