A Deep-Unfolding-Optimized Coordinate-Descent Data-Detector ASIC for mmWave Massive MIMO
Zixiao Li, Seyed Hadi Mirfarshbafan, Oscar Casta\~neda, Christoph, Studer

TL;DR
This paper introduces a deep-unfolding optimized coordinate-descent ASIC for mmWave massive MIMO systems, achieving high throughput and efficiency with novel algorithmic and hardware design.
Contribution
It presents a new GBCD data detector ASIC optimized via deep unfolding, combining high error-rate performance with low area and power consumption in mmWave MIMO.
Findings
Supports up to 16 UEs with high-order modulation
Achieves 7.1 Gbps throughput at 367 mW
Has a core area of only 0.97 mm²
Abstract
We present a 22 nm FD-SOI (fully depleted silicon-on-insulator) application-specific integrated circuit (ASIC) implementation of a novel soft-output Gram-domain block coordinate descent (GBCD) data detector for massive multi-user (MU) multiple-input multiple-output (MIMO) systems. The ASIC simultaneously addresses the high throughput requirements for millimeter wave (mmWave) communication, stringent area and power budget per subcarrier in an orthogonal frequency-division multiplexing (OFDM) system, and error-rate performance challenges posed by realistic mmWave channels. The proposed GBCD algorithm utilizes a posterior mean estimate (PME) denoiser and is optimized using deep unfolding, which results in superior error-rate performance even in scenarios with highly correlated channels or where the number of user equipment (UE) data streams is comparable to the number of basestation (BS)…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsRadio Frequency Integrated Circuit Design · Antenna Design and Optimization · Analog and Mixed-Signal Circuit Design
