Evaluation of High-Speed Universal Shift Register with 4-bit ALU
Md Shahriar Kabir, Khalid Mahmud Niloy, Sumaiya Afrose

TL;DR
This paper evaluates a high-speed universal shift register integrated with a 4-bit ALU, detailing design, delay analysis, and its application in creating an accurate, high-speed memory system.
Contribution
It introduces a design methodology for a high-speed universal shift register with an integrated 4-bit ALU and demonstrates its application in memory systems.
Findings
High-speed performance achieved in the shift register design
Delay calculations for different flip-flops provided
Effective memory system with accurate storage created
Abstract
This paper contains information about the universal shift register. In the early stages of this paper, this paper introduces different types of flip flops and calculates the delay. After that, different types of flip flops are used to make a universal shift register, and the high-speed universal shift register is measured using a timing diagram. In addition, a complete memory system was designed at the end of this paper. A universal shift register with 4-bit Alu was added to complete the memory system. As a result, this method has created an accurate memory storage device with high-speed characteristics.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
