Bit reset protocols that obey activity-constrained speed limits do not minimize work for a given speed
Daan Mulder, Thomas E. Ouldridge, Pieter Rein ten Wolde

TL;DR
This paper demonstrates that for bit reset operations, protocols optimized for fixed time durations require less work than activity-constrained protocols, challenging the assumption that activity constraints minimize work.
Contribution
It shows that directly minimizing work for fixed time protocols yields significantly more efficient protocols than activity-constrained methods, with explicit differences derived for long durations.
Findings
Time-constrained protocols require less work than activity-constrained ones.
Activity rate varies during protocols, affecting work optimization.
Work difference can be arbitrarily large for long durations.
Abstract
The goal of thermodynamic optimal control theory is to find protocols to change the state of a system from an initial to a desired final distribution, within a finite time, with the least possible expenditure of work. The optimal protocol is closely linked to the intrinsic dynamics of the system at hand. The fact that these dynamics can vary widely has made a general solution elusive. Recent years have seen great progress by recasting the question in terms of a quantity called total activity, i.e. the average number of jumps between states of the system, rather than the time that the operation is allowed to take. This perspective has allowed for general expressions for the minimal work as a function of the total activity, and the minimal total activity required for a given work. The expression for minimal total activity can be recast as an apparent minimal operation time or speed limit.…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · Parallel Computing and Optimization Techniques · Analog and Mixed-Signal Circuit Design
