Combined Hyper-Extensible Extremely-Secured Zero-Trust CIAM-PAM architecture
Shivom Aggarwal, Shourya Mehra, Safeer Sathar

TL;DR
The paper proposes the CHEZ CIAM-PAM architecture, a comprehensive zero-trust security framework for large-scale enterprises that integrates advanced authentication, microservices, and AI threat detection to enhance security and compliance.
Contribution
It introduces the CHEZ architecture, combining multiple security layers and adaptive features to address complex enterprise CIAM security challenges innovatively.
Findings
Enhanced security through multi-layer RBAC and multi-level trust systems
Seamless integration with AI-based threat detection
Supports password-less authentication and federated identity management
Abstract
Customer Identity and Access Management (CIAM) systems play a pivotal role in securing enterprise infrastructures. However, the complexity of implementing these systems requires careful architectural planning to ensure positive Return on Investment (RoI) and avoid costly delays. The proliferation of Active Persistent cyber threats, coupled with advancements in AI, cloud computing, and geographically distributed customer populations, necessitates a paradigm shift towards adaptive and zero-trust security frameworks. This paper introduces the Combined Hyper-Extensible Extremely-Secured Zero-Trust (CHEZ) CIAM-PAM architecture, designed specifically for large-scale enterprises. The CHEZ PL CIAM-PAM framework addresses critical security gaps by integrating federated identity management (private and public identities), password-less authentication, adaptive multi-factor authentication (MFA),…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · Cryptography and Data Security · Ferroelectric and Negative Capacitance Devices
