Bootstrapping, autonomous testing, and initialization system for Si/Si$_x$Ge$_{1-x}$ multi-quantum-dot devices
Tyler J. Kovach, Daniel Schug, M. A. Wolfe, E. R. MacQuarrie, Patrick J. Walsh, Owen M. Eskandari, Jared Benson, Mark Friesen, M. A. Eriksson, Justyna P. Zwolak

TL;DR
This paper presents BATIS, an autonomous system for efficient calibration and testing of complex Si/SiGe quantum dot devices, reducing setup time and enabling scalable quantum computing hardware initialization.
Contribution
Introduction of BATIS, a physically intuitive, platform-agnostic autonomous framework for QD device evaluation and calibration that handles high-dimensional control spaces and trapped charge effects.
Findings
Successfully demonstrated at 1.3 K on a quad-QD device
Eliminates the need for deep cryogenic environments during initial diagnostics
Requires minimal prior knowledge of device architecture
Abstract
Semiconductor quantum dot (QD) devices have become central to advancements in spin-based quantum computing. However, the increasing complexity of modern QD devices makes calibration and control -- particularly at elevated temperatures -- a bottleneck to progress, highlighting the need for robust and scalable autonomous solutions. A major hurdle arises from trapped charges within the oxide layers, which induce random offset voltage shifts on gate electrodes, with a standard deviation of approximately 83 mV of variation within state-of-the-art present-day devices. Efficient characterization and tuning of large arrays of QD qubits depend on choices of automated protocols. Here, we introduce a physically intuitive framework for a bootstrapping, autonomous testing, and initialization system (BATIS) designed to streamline QD device evaluation and calibration. BATIS navigates high-dimensional…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and Analog Circuit Testing · Parallel Computing and Optimization Techniques · Integrated Circuits and Semiconductor Failure Analysis
